High-speed hybrid threshold-boolean logic counters and compressors

Midwest Symposium on Circuits and Systems

Volumn 3, Issue , 2002, Pages

  Padure, Marius ^a   Cotofana, Sorin ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN ALGEBRA; CMOS INTEGRATED CIRCUITS; COUNTING CIRCUITS; TRANSISTORS;

THRESHOLD-BOOLEAN LOGIC COUNTERS;

LOGIC GATES;

EID: 0036976501     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. L. Dadda. Some schemes for parallel multipliers. Alta Frequenza, 34:349-356, 1965.
2. I. Koren. Computer arithmetic algorithms. A. K. Peters, 2002.
3. Y. Leblebici, H. Ozdemir, A. Kepkep, and U. Cilingiroglu. A compact high-speed (31,5) parallel counter circuit based on capacitive Threshold-logic gates. IEEE Journal of Solid-State Circuits, 31(8):1177-1183, August 1996.
4. R. Minnick. Linear-input logic, IRE Transaction on Electronic Computers, EC-10:6-16, March 1961.
5. S. Muroga. Threshold logic and its applications. Wiley and Sons Inc., 1971.
6. [6] M. Padure, S. Cotofana, C. Dan, M. Bodea, and S. Vassiliadis. A new latch-based Threshold logic family. Proceedings of International Semiconductor Conference, CAS2001, 2:531-534, October 2001.
7. M Santoro and M. Horowitz. SPIM: a pipelined 64×64-bit iterative multiplier. IEEE Journal of Solid-State Circuits, 24(2):487-493, April 1989.
8. P. Song and G De Micheli. Circuit and architecture trade-offs for high-speed multiplication. IEEE Journal of Solid-State Circuits, 26(9): 1184-1198, September 1991.
9. th Asilomar Conference on Signals, Systems and Computers, pages 192-196, November 1996.
10. S. Vassiliadis, S. Cotofana, and K. Bertels. 2-1 addition and related operations with Threshold logic. IEEE Transactions on Computers, 45(9): 1062-1068, September 1996.