ALU design using reconfigurable CMOS logic

Midwest Symposium on Circuits and Systems

Volumn 2, Issue , 2002, Pages II663-II666

  Srivastava, A ^a   Srinivasan, C ^a  

^a LOUISIANA STATE UNIVERSITY   (United States)

Author keywords

ALU; Full adder; MIFG MOSFET; Reconfigurable logic; Threshold logic gate

Indexed keywords

ADDERS; CMOS INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; GATES (TRANSISTOR); LOGIC GATES;

MULTI-INPUT FLOATING GATE (MIFG) TRANSISTORS;

MOSFET DEVICES;

EID: 0036973829     PISSN: None     EISSN: None     Source Type: Journal    
DOI: 10.1109/MWSCAS.2002.1186949     Document Type: Article

References (7)

1. T. Shibata and T. Ohmi, “A functional MOS transistor featuring gate-level weighted sum and threshold operations,” IEEE transactions on Electron Devices, vol. 39, pp. 1444-1455, June 1992.
2. T. Shibata and T. Ohmi, “An intelligent MOS. transistor featuring gate-level weighted sum and threshold operations,” IEDM Tech. Dig, pp. 919-922, 1991.
3. W. Weber, S. J. Prange, R. Thewes, E. Wohlrab and A. Luck “On the application of the neuron MOS transistor principle for modern VLSI design,” IEEE transactions on Electron Devices, vol. 43, pp. 1700-1708, October 1999.
4. A. Rantala, S. Franssila, K. Kaski, J. Lampinen, M. Aberg, P. Kuivalainen, “Improved neuron MOS-transistor structures for integrated neural network circuits,” IEE Proceedings-Circuits, Devices and Systems, vol. 148, Issue: 1 pp. 25-34, Feb. 2001.
5. T. Shibata and T. Ohmi, “Neuron MOS. binary-logic integrated circuits-Part II: “Simplifying techniques of circuit configuration and their practical applications”, IEEE transactions on Electron devices, pp. 974-979, May 1993.
6. J. M Rabey, Digital Integrated Circuits- A Design Perspective, Prentice Hall, 1996.
7. D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEE Proceedings- Circuits, Devices and Systems, Volume: 148, Issue: 1, pp. 19-24, Feb 2001.