Bytecode fetch optimization for a Java interpreter

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2002, Pages 58-67

  Ogata, Kazunori ^a   Komatsu, Hideaki ^a   Nakatani, Toshio ^a  

^a IBM RESEARCH TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK PROGRAMS; BYTECODES; EXECUTION ROUTINE; INDIRECT BRANCH; INSTRUCTION CACHE MISS; JAVA BYTE CODES; JUST IN TIME COMPILERS; MEMORY ACCESS; NOVEL TECHNIQUES; POWER3 PROCESSORS; POWERPC PROCESSORS; SUPERSCALAR PROCESSOR; VIRTUAL MACHINES;

COMPUTER OPERATING SYSTEMS; LINGUISTICS; OPTIMIZATION; PROGRAM COMPILERS; PROGRAM INTERPRETERS; QUERY LANGUAGES;

JAVA PROGRAMMING LANGUAGE;

EID: 0036957242     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/605397.605404     Document Type: Conference Paper

References (31)

1. Addendum to PowerPC 604 RISC Microprocessor User's Manual: PowerPC 604e Microprocessor Supplement and User's Manual Errata. Publication number: SA14-2056-00. 1996.
2. J. R. Bell. Threaded Code. Communications of the ACM, Vol. 16(6), pp. 370-372. 1973.
3. E. Debaere and J. Van Campenhout. Interpretation and Instruction Path Coprocessing. The MIT Press. 1990.
4. R. B.K. Dewar. Indirect Threaded Code. Communications of the ACM, Vol. 18(6), pp. 330-331. 1975.
5. M. A. Erti. Stack Caching for Interpreters. In Proceeding of SIGPLAN '95 Conference on Programming Language Design and Implementation (PLDI), pp. 315-327. 1995.
6. A. Erti. 'Threaded Code'. Available at 'http://www.complang.tuwien.ac.at/ forth/threaded-code'.
7. M. A. Erti and D. Gregg. The Behavior of Efficient Virtual Machine Interpreters on Modern Architectures. Euro-Par 2001.LNCS 2150, pp. 403-412. 2001.
8. D. Gregg, M. A. Erti, and A. Krall. Implementing an Efficient Java Interpreter. HPCN Europe 2001. LNCS 2110, pp. 613-620. 2001.
9. J. Gosling, B. Joy, and G. Steele. The Java Language Specification. Addison-Wesley, 1996. ISBN 0-201-63451-1.
10. J. Hoogerbrugge, L. Augusteijn, J. Trum, and R. Van de Wiel. A Code Compression System Based on Pipelined Interpreters. SOFTWARE -Practice and Experience, Vol. 29(11), pp. 1005-1023. Sep. 1999.
11. J. Hoogerbrugge and L. Augusteijn. Pipelined Java Virtual Machine Interpreters. CC/ETAPS 2000. LNCS 1781, pp. 35-49. Mar. 2000.
12. HPM Tool Kit. Available at 'http://www.alphaworks.ibm.com/tech/ hpmtoolkit/'.
13. IBM Developer Kit, Java Technology Edition. Available at 'http://www.ibm.com/java/'.
14. Intel® IA-64 Architecture Software Developer's Manual, Volume 3: Instruction Set Reference, Revision 1.1. Document Number: 246319-002. July 2000. Also available at 'http://www.intel.com/'.
15. K. Ishizaki, M. Kawahito, T. Yasue, M. Takeuchi, T. Oga-sawara, T. Suganuma, T. Onodera, H. Komatsu, and T. Nakatani. Design, Implementation, and Evaluation of Optimizations in a Just-In-Time Compiler. In Proceedings of the ACM 1999 Java Grande Conference, pp. 119-128. the ACM 1999 Java Grande Conference, pp. 119-128. June. 1999.
16. Itanium™ Processor Microarchitecture Reference for Software Optimization. Document Number: 245473-001. Mar. 2000. Also available at 'http://www.intel.com/'.
17. 'Java Grande Forum Benchmark Suite'. Available at 'http://www.epcc.ed.ac. uk/javagrande/'.
18. T. Lindholm and F. Yellin. The Java Virtual Machine Specification. Addison-Wesley, 1996. ISBN 0-201-63452-X.
19. F. P. O'Connel and S. W. White. POWER3: The next generation of PowerPC processors. IBM Journal of Research and Development, Vol. 44(6), pp. 873-884. Nov. 2000.
20. M. Paleczny, C. Vick, and C. Click. The Java HotSpot Server Compiler. In Proceedings of the Java Virtual Machine Research and Technology Symposium (JVM '01), pp. 1-12. Apr. 2001.
21. POWER3: Next Generation 64-bit PowerPC Processor Design. Oct. 1998. White paper available at 'http://www.ibm.com/servers/eserver/pseries/hardware/ whitepapers/power3wp.html'.
22. PowerPC 604 RISC Microprocessor User's Manual. IBM order number: SAI4-2044-00. 1994.
23. R. Radhakrishnan, N. Vijaykrishnan, L. K. John, A. Sivasubramaniam, J. Rubio, and J. Sabarinathan. Java Runtime Systems: Characterization and Architectural Implications. IEEE Transactions on Computers, Vol. 50(2), pp. 131-146. Feb. 2001.
24. T. H. Romer, D. Lee, G. M. Voelker, A. Wolman, W. A. Wong, Jean-Loup Baer, B. N. Bershad, and H. M. Levy. The Structure and Performance of Interpreters. In Proceedings of the seventh international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII), pp. 150-159. Oct. 1996.
25. RS/6000 Scientific and Technical Computing: POWER3 Introduction and Tuning Guide. Publication number: SG24-5155-00. 1998.
26. Standard Performance Evaluation Corporation. 'SPEC JVM98 Benchmarks', available at 'http://www.spec.org/osg/jvm98/' and SPECjbb-2000, available at 'http://www.spec.org/osg/jbb2000/'.
27. T. Suganuma, T. Ogasawara, M. Takeuchi, T. Yasue, M. Kawahito, K. Ishizaki, H. Komatsu, and T. Nakatani. Overview of the IBM Java Just-in-Time compiler. IBM System Journal, Vol. 39(1), pp. 175-193. 2000.
28. T. Suganuma, T. Yasue, M. Kawahito, H. Komatsu, and T. Nakatani. A Dynamic Optimization Framework for a Java Just-In-Time Compiler. In Proceeding of Object-Oriented Programming, System Languages, and Application (OOPSLA '01), pp. 180-194. 2001. (Pubitemid 35009066)
29. Sun Microsystems. The Java HotSpot Virtual Machine Technical White Paper. 2001. Available at 'http://java.sun.com/products/hotspot/index.html'.
30. The PowerPC Architecture: a specification for a new family of RISC processors. ISBN 1-55860-316-6. 1994.
31. 'XML Parser for Java'. Available at 'http://www.alphaworks.ibm.com/tech/ xml4j'.