Code compression system based on pipelined interpreters

Software - Practice and Experience

Volumn 29, Issue 11, 1999, Pages 1005-1023

  Hoogerbrugge, Jan ^a   Augusteijn, Lex ^a   Trum, Jeroen ^b   Van De Wiel, Rik ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER SYSTEMS PROGRAMMING; DATA COMPRESSION; DATA STORAGE EQUIPMENT; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS);

PIPELINED INTERPRETERS; VERY LONG INSTRUCTION WORD (VLIW) PROCESSORS;

PROGRAM INTERPRETERS;

EID: 0032644593     PISSN: 00380644     EISSN: None     Source Type: Journal    
DOI: 10.1002/(SICI)1097-024X(199909)29:11<1005::AID-SPE270>3.0.CO;2-F     Document Type: Article

References (24)

1. J. L. Hennessy and D. A. Patterson, Computer Architecture, A Quantitative Approach, Morgan Kaufmann, 1990.
2. J. L. Turley, 'Thumb squeezes ARM code size', Microprocessor Report, 9(4), (1995).
3. K. Kissell, MIPS16: High-density MIPS for the Embedded Market, Silicon Graphics MIPS Group, 1997.
4. G. A. Slavenburg, S. Rathnam and H. Dijkstra, 'The TriMedia TM-1 PCI VLIW Mediaprocessor', Hot Chips 8, Stanford, CA, (August 1996).
5. G. A. Slavenburg, TM1000 Databook, TriMedia Division, Philips Semiconductors, TriMedia Product Group, 811 E. Arques Avenue, Sunnyvale, CA 94088. www.trimedia.philips.com, 1997.
6. D. A. Huffman, 'A method for construction of minimum redundancy codes', Proc. of the IEEE, 40, 1098-1101 (1952).
7. A. Wolfe and A. Chanin, 'Executing compressed programs on an embedded RISC architecture', Proceedings of the 25th Annual International Workshop on Microprogramming, Portland, Oregon, December 1992, pp. 81-91.
8. M. Kozuch and A. Wolfe, 'Compression of embedded system programs', Proc. Int. Conf. on Computer Design, 1994.
9. M. Game and A. Booker, 'CodePack code Compression for PowerPc processors', Technical Report, International Business Machines, Research Triangle Park, NC, 1998.
10. H. Lekatsas and W. Wolf, 'Code compression for embedded systems', Proceedings of the 1998 ACM/IEEE Design Automation Conference, San Francisco, CA, 1998, pp. 516-521.
11. S. Y. Liao, 'Code generation and optimization for embedded digital signal processors', PhD Thesis, Massachusetts Institute of Technology, June 1996.
12. D. Kirovski, J. Kin and W. H. Mangione-Smith, 'Procedure based program compression' Proc. Int. Symp. on Microarchitecture, December 1997.
13. C. Lefurgy, P. Bird, I Cheng Chen and T. Mudge, 'Improving code density using compression techniques' Proc. Int. Symp. on Microarchitecture, December 1997.
14. T. A. Proebsting, 'Optimizing an ANSI C interpreter with superoperators', Proceedings of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, 1995, pp. 322-332.
15. M. Wegdam, 'Compact code generation through custom instruction sets', Technical Report TN 417/96, Philips Research, Eindhoven, The Netherlands, December 1996.
16. P. Y. T. Hsu and E. S. Davidson, 'Highly concurrent scalar processing', Proceedings of the 13th Annual International Symposium on Computer Architecture, June 1986, pp. 386-395.
17. A. V. Aho, R. Sethi and J. D. Ullman, Compilers: Principles, Techniques and Tools, Addison-Wesley Series in Computer Science, Addison-Wesley, Reading, MA, 1985.
18. E. Pelegrí-Llopart and S. L. Graham, 'Optimal code generation for expression trees: an application of the BURS theory', Proceedings of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, San Diego, CA, January 1988, pp. 294-308.
19. T. Lindholm and F. Yellin, The Java Virtual Machine Specification, Addison-Wesley, Reading, MA, 1996.
20. J. R. Bell, 'Threaded code', Communications of the ACM, 16(6), 370-372 (1973).
21. Paul Klint, 'Interpretation techniques', Software - Practice & Experience, 11(9), 963-973 (1981).
22. B. Ramakrishna Rau and J. A. Fisher, 'Instruction-level parallel processing: history, overview, and perspective', The Journal of Supercomputing, 7(1/2), 9-50 (1993).
23. V. H. Allan, R. B. Jones, R. M. Lee and S. J. Allan, 'Software pipelining', ACM Computing Surveys, 27(3), (1995).
24. M. Anton Ertl, 'Stack caching for interpreters', Proceedings of the SIGPLAN'95 Conference on Programming Language Design and Implementation, La Jolla, CA, June 1995, pp. 315-327.