Formal verification in a component-based reuse methodology

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2002, Pages 156-161

  Karlsson, Daniel ^a   Eles, Petru ^a   Peng, Zebo ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

Formal verification; IP; Model checking; Reuse; Timed Petri nets

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; COMPUTER SOFTWARE REUSABILITY; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; PETRI NETS;

FORMAL VERIFICATION; MODEL CHECKING; TIMED PETRI NETS;

SYSTEMS ANALYSIS;

EID: 0036957225     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581199.581235     Document Type: Conference Paper

References (9)

1. J. Haase, "Design Methodology for IP Providers", Proc. DATE 1999, 728-732.
2. J.A. Rowson, A. Sangiovanni-Vincentelli, "Interface-Based Design", Proc. DAC 1997, 178-183.
3. R. Seepold, N. Martinez Madrid, et al., "A Qualification Platform for Design Reuse", Proc. ISQED 2002, 75-80.
4. L.A. Cortés, P. Eles, Z. Peng, "Verification of Embedded Systems using a Petri Net based Representation", Proc. ISSS 2000, 149-155.
5. E.M. Clarke Jr., O. Grumberg, D.A. Peled, "Model Checking", MIT Press 1999.
6. UPPAAL homepage: http://www.uppaal.com.
7. R. Alur, C. Courcoubetics, et al., "Model-checking for Real-time Systems", Proc. Logic in Computer Science 1990, 414-425.
8. C.D. Locke, D.R. Vogel, et al., "Building a Predictable Avionics Platform in Ada: A Case Study", Proc. RTSS 1991, 181-189
9. B. Ackland, A. Anesko, et al., "A Single-Chip, 1.6-Bill., 16-b MAC/s Multiprocessor DSP", Journ. of Solid-State Circ., 35, 3, 2000.