A qualification platform for design reuse

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2002-January, Issue , 2002, Pages 75-80

  Seepold, R ^a   Madrid, N M ^a   Vorg A ^a   Rosenstiel, W ^b   Radetzki, M ^c   Neumann, P ^c   Haase, J ^c  

^a FZI RESEARCH CENTER FOR INFORMATION TECHNOLOGY   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

^c Sci worx GmbH   (Germany)

Author keywords

Application software; Design engineering; Guidelines; Intellectual property; Law; Legal factors; Microelectronics; Production; Qualifications; Time to market

Indexed keywords

APPLICATION PROGRAMS; COMMERCE; COMPUTER SOFTWARE REUSABILITY; INTELLECTUAL PROPERTY; MICROELECTRONICS; PRODUCTION;

DESIGN ENGINEERING; GUIDELINES; LAW; LEGAL FACTORS; QUALIFICATIONS; TIME TO MARKET;

DESIGN;

EID: 4444370225     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2002.996698     Document Type: Conference Paper

References (13)

1. Dataquest Inc., "Worldwide Semiconductor Intellectual Property Market Share Rankings, 2000".
2. Virtual Socket Interface Alliance (VSIA); VSIA Homepage; 2001; http://www.vsi.org.
3. Keating, M.; Bricaud, P.; Reuse Methodology Manual for System-on-a-Chip Designs; Second Edition; Kluwer Academic Publishers; 1998.
4. Seepold, R.; Martínez Madrid, N.; (eds.); Virtual Components Design and Reuse; Kluwer Academic Publishers; December 2000; ISBN 0-7923-7261-1.
5. Seepold, R.; Standardization of System-Level IP, GI/ITG/GMM- Workshop: Methods and description languages for the modeling and verification of circuits and systems; Meißen, February 2001.
6. Virtual Component Exchange (VCX); VCX Homepage; 2000; http://www.vcx.org.
7. Synopsys; Mentor Grapics; OpenMORE Homepage; http://www.OpenMORE.com; 2000.
8. Avant!; Nova-ExploreRTL VHDL User Guide I/II; 2000.
9. Synopsys; Design Compiler; http://www.synopsy.com; 2000.
10. TransEDA; Verification Navigator Cover Homepage; http://www.transeda.com/products/vnco.html; 2000.
11. 1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis. IEEE, 1999.
12. Torroja, Y.; Lopez, C.; García, M.; Riesgo, T.; Torre, E. de la; Uceda, J.; ARDID: A Tool for Quality Analysis of VHDL based Designs; FDL 1999.
13. Interra Information Technologies; SpyGlass (RTL rule checker); http://www.interra.com/eda; 2001.