Track assignment: A desirable intermediate step between global routing and detailed routing

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 59-66

  Batterywala, Shabbir ^a   Shenoy, Narendra ^a   Nicholls, William ^a   Zhou, Hai ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DETAILED ROUTING; GLOBAL ROUTING; TRACK ASSIGNMENT;

ALGORITHMS; CONSTRAINT THEORY; HEURISTIC METHODS; OPTIMIZATION;

ROUTERS;

EID: 0036916119     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774581     Document Type: Conference Paper

References (23)

1. H. B. Bakoglu, Circuits, interconnections, and packaging for VLSI, Addison-Wesley, Reading, MA, USA, 1990.
2. N. Sherwani, "Algorithms for VLSI physical design automation," Kluwer Academic Press, 1992.
3. A. Hetzel, "A sequential detailed router for huge grid graphs," in Design Automation Conference, 1998, pp. 332-338.
4. H.-P. Tseng, L. Scheffer, and C. Sechen, "Timing and crosstalk-driven area routing," IEEE Trans. CAD of Integrated Circuits and Systems, vol. 20 no. 4, pp. 528-544, Apr. 2001.
5. C.-C. Chang and J. Cong, "Pseudo pin assignment with crosstalk noise control," International Symposium on Physical Design, pp. 41-47, 2000.
6. Y. S. Kuo, T. C. Chern, and Wei-Kuan Shih, "Fast algorithm for optimal layer assignment," 25th Design Automation Conference, pp. 554-559, 1988.
7. C.-J. R. Shi, "Solving constrained via minimization by compact linear programming," Proceedings of the Asia and South Pacific Design Automation Conference, pp. 635-640, 1997.
8. C.-C. Chang and J. Cong, "An efficient approach to multilayer layer assignment with an application to via minimization," IEEE Trans. CAD of Integrated Circuits and Systems, vol. 18, no. 5, pp. 608-620, May 1999.
9. M. Sriram and S. M. Kang, "Detailed layer assignment for MCM routing," International Conference in Computer Aided Design, pp. 386-389, 1992.
10. J. M. Ho, M. Sarrafzadeh, G. Vijayan, and C. K. Wong, "Layer assignment for multichip modules," IEEE Trans. CAD, vol. 9, no. 12, pp. 1272-1277, December 1990.
11. M. J. Ciesielski, "Layer assignment for VLSI interconnect delay minimization," IEEE Trans. CAD, vol. 8, no. 6, pp. 701-707, June 1989.
12. P. Saxena and C. L. Liu, "Optimization of the maximum delay of global interconnects during layer assignment," IEEE Trans. CAD of Integrated Circuits and Systems, vol. 20, no. 4, pp. 503-515, April 2001.
13. J. D. Cho, S. Raje, M. Sarrafzadeh, M. Siriam, and S. M. Kang, "Crosstalk-minimum layer assignment," Custom Integrated Circuits Conference, pp. 29.7.1-29.7.4, 1993.
14. J. Cong, J. Fang, and K. Y. Khoo, "DUNE: A multi-layer gridless routing system with wire planning," International Symposium on Physical Design, pp. 12-18, 2000.
15. R. Kay and R. A. Rutenbar, "Wire packing: A strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution," International Symposium on Physical Design, pp. 61-68, 2000.
16. P. Groeneveld and L. P. P. P. van Ginneken, "Method of designing a constraint-driven integrated circuit layout," U.S. Patent number 6,230,304, May 2001.
17. U. Gupta, D. T. Lee, and J. Leung, "An optimal solution for the channel assignment problem," IEEE Transactions on Computers, pp. 807-810, November 1979.
18. M. R. Garey, D. S. Johnson, G. L. Miller, and C. H. Papadimitrou, "The complexity of coloring circular arcs and chords," SIAM Journal on Algebraic Discrete Methods, vol. 1, no. 20, pp. 216-227, june 1980.
19. T. Yoshimura and E. S. Kuh, "Efficient algorithms for channel routing," IEEE Trans. CAD of Integrated Circuits and Systems, vol. CAD-1, no. 1, pp. 25-35, January 1982.
20. F. Harary, Graph Theory, Addison-Wesley, Reading, MA, USA, 1972.
21. R. Jonker and A. Volgenant, "A shortest augmenting path algorithm for dense and sparse linear assignment problems," Computing 38, pp. 325-340, 1987.
22. M. R. Garey and D. S. Johnson, Computers and Intractability A Guide to Theory of NP Completeness, W.H. Fredman and Company, New York, 1979.
23. M. Sarrafzadeh and D. T. Lee, "Restricted track assignment with applications," International Journal of Computational Geometry and Applications, vol. 4, no. 1, pp. 53-68, 1994.