Chip design of MFCC extraction for speech recognition

Integration, the VLSI Journal

Volumn 32, Issue 1-2, 2002, Pages 111-131

  Wang, Jia Ching ^a   Wang, Jhing Fa ^a   Weng, Yu Sheng ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

FPGA; Mel frequency; MFCC; Speech recognition; VLSI

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DIGITAL ARITHMETIC; FIELD PROGRAMMABLE GATE ARRAYS; MICROPROCESSOR CHIPS; SPEECH RECOGNITION;

MEL FREQUENCY CEPSTRAL COEFFICIENT (MFCC);

VLSI CIRCUITS;

EID: 0036859613     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(02)00045-7     Document Type: Article

References (19)

1. O.B. Tuzun, M. Demirekler, K.B. Nakiboglu, Comparison of parametric and non-parametric representations of speech for recognition, Proceedings of MELECON. Mediterranean Electrotechnical Conference, 1994, pp. 65-68.
2. J.P. Openshaw, Z.P. Sun, J.S. Mason, A comparison of composite features under degraded speech in speaker recognition, Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, Vol. 2, Minneapolis, USA, 1993, pp. 371-374.
3. R. Vergin, D. O'Shaughnessy, V. Gupta, Compensated mel frequency cepstrum coefficients, Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, Minneapolis, USA, 1996, pp. 323-326.
4. Deller J.R., Proakis J.G., Hansen J.H.L. Discrete-Time Processing of Speech Signals. 1993;Prentice-Hall, Englewood Cliffs, NJ.
5. A.N. Suen, J.F. Wang, Y.L. Chiang, A cepstrum chip: architecture and implementation, Proceedings of the International Symposium on Circuits and Systems, 1995, pp. 1428-1431.
6. Kim S.N., Hwang I.C., Kim Y.W., Kim S.W. A VLSI chip for isolated speech recognition system. IEEE Trans. Consumer Electron. 42(3):1996;458-467.
7. M. Felici, M. Borgatti, A. Ferrari, R. Guerrieri, A low-power VLSI feature extractor for speech recognition, Proceedings of the International Conference on Acoustics, Speech and Signal Processing, Vol. 2, 1998, pp. 3061-3064.
8. Borgatti M., Felici M., Ferrari A., Guerrieri R. A low-power integrated circuit for remote speech recognition. IEEE J. Solid-State Circuits. 33:1998;1082-1089.
9. Picone J.W. Signal modeling techniques in speech recognition. Proc. IEEE. 81:1993;1215-1247.
10. Brigham E.O. The Fast Fourier Transform and its Applications. 1988;Prentice-Hall, Englewood Cliffs, NJ.
11. Walker J.S. Fast Fourier Transform. 1991;CRC Press, Boca Raton.
12. Rabiner L. A tutorial on hidden Markov models and selected applications in speech recognition. Proc. IEEE. 77(2):1989;257-286.
13. Rabiner L., Juang B.H. Fundamentals of Speech Recognition. 1993;Prentice-Hall, Englewood Cliffs, NJ.
14. Stefanelli R. A suggestion for a high-speed parallel binary divider. IEEE Trans. Comput. 42(1):1972;42-45.
15. Mandelbaum D.M. Some results on a SRT type division scheme. IEEE Trans. Comput. 42:1993;102-106.
16. M. Schulte, E. Swartzlander, Exact rounding of certain elementary functions, Proceedings of the 11th Symposium on Computer Arithmetic, 1993, pp. 138-145.
17. DasSarma D., Matula D.W. Measuring the accuracy of ROM reciprocal tables. IEEE Trans. Comput. 43:1994;932-940.
18. H. Hassler, N. Takagi, Function evalution by table look-up and addition, Proceedings of the 12th Symposium on Computer Arithmetic, 1995, pp. 10-16.
19. Kurup P., Abbasi T. Logic Synthesis Using Synopsys. 1997;Kluwer Academic Publishers, New York.