A low-power integrated circuit for remote speech recognition

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 7, 1998, Pages 1082-1088

  Borgatti, Michele ^a   Felici, Marco ^a   Ferrari, Alberto ^a   Guerrieri, Roberto ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

CMOS digital integrated circuits; Digital signal processors; Low power circuits; Low voltage circuits; Speech analysis; Speech recognition

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; DIGITAL SIGNAL PROCESSING; FEATURE EXTRACTION; LOGIC GATES; MICROPROCESSOR CHIPS; SPEECH; SPEECH PROCESSING; SPEECH RECOGNITION;

LOW POWER INTEGRATED CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 0032121911     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.701266     Document Type: Article

References (18)

1. A. P. Chandrakasan, A. Burstein, and R. W. Brodersen, "A low-power chipset for a portable multimedia I/O terminal," IEEE J. Solid-State Circuits, vol. 29, pp. 1415-1428, Dec. 1994.
2. J. W. Picone, "Signal modeling techniques in speech recognition," Proc. IEEE, vol. 81, pp. 1215-1247, Sept. 1993.
3. V. Lipovac, "Zero-crossing-based linear prediction for speech recognition," Electron. Lett., vol. 25, no. 2, pp. 90-92, 1989.
4. M. Felici, A. Ferrari, M. Borgatti, and R. Guerrieri, "Extraction of LP-based features fron one-bit quantized speech signals for recognition purposes," in Proc. 8th European Signal Processing Conf., Sept. 1996.
5. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power digital CMOS design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
6. N. Kumar, W. Himmelbauer, G. Cauwenberghs, and A. G. Andreou, "An analog VLSI chip with asynchronous interface for auditory feature extraction," in IEEE Int. Symp. Circuits Syst., Hong Kong, 1997, pp. 553-556.
7. J. F. Wang, L. Y. Liu, C. H. Cheng, M. H. Sheu, Y. L. Jeang, and J. Y. Lee, "An ASIC design for linear predictive coding of speech signals," in Proc. Euro ASIC, Paris, France, 1992, pp. 288-291.
8. A. N. Suen, J. F. Wang, and Y. L. Chiang, "A cepstrum chip: Architecture and implementation," in Proc. Int. Symp. Circuits and Syst., 1995, pp. 1428-1431.
9. L. R. Rabiner and B. H. Juang, Fundamentals of Speech Recognition. Englewood Cliffs, NJ: Prentice-Hall, 1993.
10. A. H. Gray and J. D. Markel, "Fixed point implementation of a linear prediction autocorrelation vocoder," IEEE Trans. Acoust. Speech, Signal Processing, vol. ASSP-24, no. 4, pp. 273-282, 1974.
11. C. N. Papaodisseus, E. B. Karitis, and C. N. Triatafellari, "Error sources and error propagation in the Levinson-Durbin algorithm," IEEE Trans. Signal Processing, vol. 42, pp. 1635-1651, Apr. 1993.
12. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
13. S. W. Sun and P. G. Y. Tsui, "Limitation of CMOS supply-voltage scaling by MOSFET threshold voltage variation," IEEE J. Solid-State Circuits, vol. 30, pp. 947-949, Aug. 1995.
14. R. J. Niederjohn and I. B. Thomas, "The intelligibility of filtered-clipped speech in noise," J. Audio Eng. Soc., vol. 18, no. 3, pp. 193-197, 1970.
15. J. B. Burr and A. M. Peterson, "Ultra low power CMOS technology," in Proc. NASA VLSI Design Symp., 1991, pp. 4.2.1-4.2.13.
16. M. Cao and H. Stork, "Optimization of low power quarter micron MOSFET's," in IEEE Symp. Low-Power Electron., Dig. Tech. Papers, 1995, pp. 84-85.
17. R. Gonzalez, B. M. Gordon, and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 1210-1216, Aug. 1997.
18. G. R. Doddington and T. B. Schalk, "Speech recognition: Turning theory to practice," IEEE Spectrum, vol. 18, Sept. 1981.