A scalable parallel algorithm for reachability analysis of very large circuits

Formal Methods in System Design

Volumn 21, Issue 3, 2002, Pages 317-338

  Heyman, Tamir ^a   Geist, Danny ^b   Grumberg, Orna ^a   Schuster, Assaf ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

^b IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

Distributed space requirement; Model checking; Symbolic slicing; Verification

Indexed keywords

COMPUTER WORKSTATIONS; DATA STORAGE EQUIPMENT; NETWORK PROTOCOLS; STATE SPACE METHODS;

REACHABILITY ANALYSIS;

PARALLEL ALGORITHMS;

EID: 0036851111     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1020373206491     Document Type: Article

References (17)

1. P. Arunachalam and H. Oregon, "Distributed binary decision diagrams for verification of large circuits," in Proceedings of the IEEE International Conference on Computer Design, IEEE Computer Society Press, 1996, pp. 365-370.
2. S. Basonov, "Parallel implementation of BDD on DSM systems," M.Sc. Thesis, Computer Science Department, Technion, 1998.
3. I. Beer, S. Ben-David, C. Eisner, and A. Landver, "Rulebase: An industry-oriented formal verification tool," in 33rd Design Automation Conference, 1996, pp. 655-660.
4. I. Beer, S. Ben-David, and A. Landver, "On-the-fly model checking of RCTL formulas," in Proc. of the 10th International Conference on Computer Aided Verification, LNCS, Vol. 818, Springer-Verlag, Berlin, 1998, pp. 184-194.
5. A.D. Birrell and B.J. Nelson, "Implementing remote procedure calls," in Proceedings of the ACM Symposium on Operating System Principles, Bretton Woods, NH, 1983, p. 3. Association for Computing Machinery.
6. R.E. Bryant, "Graph-based algorithms for boolean function manipulation," IEEE Transactions on Computers, Vol. C-35, No. 8, pp. 677-691, 1986.
7. G. Cabodi, P. Camurati, and S. Quer, "Improving the efficient of BDD-based operators by means of partitioning," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 5, pp. 545-556, 1999.
8. G. Cabodi, P. Camurati, and S. Quer, "Improved reachability analysis of large FSM," in Proceedings of the IEEE International Conference on Computer Aided Design, IEEE Computer Society Press, Los Alamitos, CA, 1996, pp. 354-360.
9. O. Condert, J.C. Madre, and C. Berthet, "Verifying temporal properties of sequential machines without building their state diagrams," in R. Kurshan and E.M. Clarke (Eds.), Workshop on Computer Aided Verification, DIMACS, LNCS, Vol. 531, Springer-Verlag, New Brunswick, NJ, 1990, pp. 23-32.
10. R. Fraer, G. Kamhi, B. Ziv, M.Y. Vardi, and L. Fix, "Prioritized traversal: Efficient reachability analysis for verification and falsification," in Proc. of the 12th International Conference on Computer Aided Verification, Springer-Verlag, 2000.
11. J. Jain, J. Bitner, J.A. Abraham, and D.S. Fussel, "Functional partitioning for verification and related problems," in Proc. Brown/MIT VLSI Conference, 1992, pp. 210-226.
12. K.L. McMillan, Symbolic Model Checking: An Approach to the State Explosion Problem. Kluwer Academic Publishers, New York, 1993.
13. A. Narayan, A. Isles, J. Jain, R. Brayton, and A.L. Sangiovanni-Vincentelli, "Reachability analysis using partitioned-ROBDDs," in Proceedings of the IEEE International Conference on Computer Aided Design, IEEE Computer Society Press, Los Alamitos, CA, 1997, pp. 388-393.
14. A. Narayan, J. Jain, M. Fujita, and A.L. Sangiovanni-Vincentelli, "Partitioned-ROBDDs," in Proceedings of the IEEE International Conference on Computer Aided Design, IEEE Computer Society Press, Los Alamitos, CA, 1996, pp. 547-554.
15. R.K. Ranjan, J.V. Sanghavi, R.K. Brayton, and A. Sangiovanni-Vincentelli, "Binary decision diagrams on network of workstations" in Proceedings of the IEEE International Conference on Computer Design, IEEE Computer Society Press, Los Alamitos, CA, 1996, pp. 358-364.
16. U. Stern and D.L. Dill, "Parallelizing the murphy verifier," in Proc. of the 9th International Conference on Computer Aided Verification, LNCS, Vol. 1254, Springer-Verlag, Berlin, 1997, pp. 256-267.
17. T. Stornetta and F. Brewer, "Implementation of an efficient parallel BDD package," in 33rd Design Automation Conference, IEEE Computer Society Press, Los Alamitos, CA, 1996.