Providing QoS guarantees to unicast and multicast flows in multistage packet switches

IEEE Journal on Selected Areas in Communications

Volumn 20, Issue 8, 2002, Pages 1589-1601

  Francini, Andrea ^a,b   Chiussi, Fabio M ^b  

^a IEEE   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

Multicast; Quality of service; Scheduling; Switching

Indexed keywords

DISTRIBUTED MULTILAYERED SCHEDULERS (DMS);

MULTICASTING; PACKET NETWORKS; QUALITY OF SERVICE; SCHEDULING; TELECOMMUNICATION TRAFFIC;

PACKET SWITCHING;

EID: 0036800692     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSAC.2002.803993     Document Type: Article

References (28)

1. Third Generation Partnership Project (3GPP) [Online]. Available: http://www.3gpp2.org.
2. Third Generation Partnership Project 2 (3GPP2) [Online]. Available: http://www.3gpp.org.
3. Mobile Wireless Internet Forum (MWIF) [Online]. Available: http://www.mwif.org.
4. D.C. Stephens and H. Zhang, "Implementing distributed packet fair queueing in a scalable switch architecture," in Proc. IEEE INFOCOM'98, Mar. 1998, pp. 282-290.
5. D.C. Stephens, "Implementing Distributed Packet Fair Queueing in a Scalable Switch Architecture," M.S. thesis, Dept. Elect. Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, 1998.
6. F.M. Chiussi and A. Francini, "Providing QoS guarantees in packet switches," in Proc. IEEE GLOBECOM '99, High-Speed Networks Symp., Rio de Janeiro, Brazil, Dec. 1999.
7. _, "A distributed scheduling architecture for scalable packet switches," IEEE J. Select. Areas Commun., vol. 18, pp. 2665-2683, Dec. 2000.
8. F.M. Chiussi et al., "A family of ASIC devices for next-generation distributed packet switches with QoS support for IP and ATM," in Proc. Hot Interconnects 9, Stanford, CA, Aug. 2001.
9. J.C.R. Bennett and H. Zhang, "Hierarchical packet fair queueing algorithms," in Proc. ACM SIGCOMM'96, Aug. 1996, pp. 143-156.
10. F.M. Chiussi, J.G. Kneuer, and V.P. Kumar, "Low-cost scalable switching solutions for broadband networking: The ATLANTA architecture and chipset," IEEE Commun. Mag., vol. 35, pp. 44-53, Dec. 1997.
11. U. Briem, E. Wallmeier, C. Beck, and F. Matthiesen, "Traffic management for an ATM switch with per-VC queueing: Concept and implementation," IEEE Commun. Mag., vol. 36, pp. 88-93, Jan. 1998.
12. F.M. Chiussi, Y. Xia, and V.P. Kumar, "Backpressure in shared-memory-based ATM switches under multiplexed bursty sources," in Proc. IEEE INFOCOM '96, Mar. 1996, pp. 830-843.
13. B. Prabhakar, N. McKeown, and R. Ahuja, "Multicast scheduling for input-queued switches," IEEE J. Select. Areas Commun., vol. 15, pp. 855-866, June 1997.
14. N. McKeown, "A fast switched backplane for a gigabit switched router," Bus. Commun. Rev., vol. 27, Dec. 1997.
15. "ATM forum traffic management specification, Version 4.0," ATM Forum Technical Committee, 1996.
16. S. Blake et al., "An architecture for differentiated service," IETF, RFC 2475, 1998.
17. N. Soracha, "Statistical multiplexing in UTRAN and ATM transport performance," Nokia Research Center, 1999.
18. Y. Tamir and G. Frazier, "High performance multiqueue buffers for VLSI communication switches," in Proc. 15th Annual Symp. Computer Architectures, June 1988, pp. 343-354.
19. D. Stiliadis and A. Varma, "A general methodology for designing efficient traffic scheduling and shaping algorithms," in Proc. IEEE INFOCOM'97, Apr. 1997, pp. 326-335.
20. 2Q: Worst-case fair weighted fair queueing," in Proc. IEEE INFOCOM'96, Mar. 1996, pp. 120-128.
21. A.K. Parekh and R.G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The single-node case," IEEE/ACM Trans. Networking, pp. 344-357, June 1993.
22. S.J. Golestani, "A self-clocked fair queueing scheme for broadband applications," in Proc. IEEE INFOCOM'94, vol. 2, Apr. 1994, pp. 636-646.
23. D. Stiliadis and A. Varma, "Latency-rate servers: A general model for analysis of traffic scheduling algorithms," in Proc. IEEE INFOCOM '96, Mar. 1996, pp. 111-119.
24. M. Katevenis, S. Sidiropoulos, and C. Courcoubetis, "Weighted Round-Robin cell multiplexing in a general-purpose ATM switch chip," IEEE J. Select. Areas Commun., vol. 9, pp. 1265-1279, Oct. 1991.
25. F.M. Chiussi and A. Francini, "Advances in implementing fair queueing schedulers in broadband networks," in Proc. IEEE ICC'99, June 1999.
26. A. Francini, F.M. Chiussi, R.T. Clancy, K.D. Drucker, and N.E. Idirene, "Enhanced weighted round robin schedulers for bandwidth guarantees in packet networks," in Proc. QoS-IP 2001, Rome, Italy, Jan. 2001, pp. 205-221.
27. F.M. Chiussi, A. Francini, D.A. Khotimsky, and S. Krishnan, "Feed-back control in a distributed scheduling architecture," in Proc. IEEE GLOBECOM 2000, High-Speed Networks Symp., San Francisco, CA, Nov. 2000.
28. A. Francini and F.M. Chiussi, "Minimum-latency dual-leaky-bucket shapers for packet multiplexers: Theory and implementation," in Proc. IWQoS 2000, Pittsburgh, PA, June 2000, pp. 19-28.