Switched-current circuits in digital CMOS technology with low charge-injection errors

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 10, 2002, Pages 1271-1281

  Balachandran, Ganesh Kumar ^b   Allen, Phillip E ^a,c  

^a IEEE   (United States)

^b ANALOG DEVICES INC   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Analog; Charge injection; Circuits; Current mode; Filter; SI; Switched current

Indexed keywords

CURRENT MODE; DIGITAL CMOS TECHNOLOGY; SWITCHED-CURRENT CIRCUITS;

DIGITAL CIRCUITS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER SUPPLIES TO APPARATUS; FREQUENCIES; HARMONIC DISTORTION; LOW PASS FILTERS; MODULATION; SEMICONDUCTOR DIODES; SWITCHING CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 0036772929     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.803019     Document Type: Article

References (14)

1. J. M. Martins and V. F., Dias, "Harmonic distortion in switched-current audio memory cells," IEEE Trans. Circuits Syst. II, vol. 46, pp. 326-334, Mar. 1999.
2. W. Guggenbühl, J. Di, and J. Goette, "Switched-current memory circuits for high-precision applications," IEEE J. Solid-State Circuits, vol. 29, pp. 1108-1116, Sept. 1994.
3. G. K. Balachandran and P. E. Allen, "A fully differential switched-current memory cell with low charge-injection errors," IEE Proc. Circuits, Devices, Syst., vol. 148, no. 3, pp. 157-164, June 2001.
4. S. J. Daubert, D. Vallancourt, and Y. P. Tsividis, "Current copier cells," Electron. Lett., vol. 24, no. 25, pp. 1560-1562, Dec. 1988.
5. C. Toumazou, J. B. Hughes, and N. C. Battersby, Eds., Switched-Currents: An Analogue Technique for Digital Technology. London, U.K.: Peter Peregrinus, 1993.
6. T. Loeliger and W. Guggenbühl, "Cascode configurations for switched-current copiers," Analog Integrat. Circuits Signal Process., vol. 19, no. 2, pp. 115-127, 1999.
7. H. C. Yang, T. F. Fiez, and D. J. Allstot, "Current-feedthrough effects and cancellation techniques in switched-current circuits," in Proc. IEEE Int. Symp. Circuits and Systems, vol. II, May 1990, pp. 3186-3188.
8. 2 I: A switched-current technique for high performance," Electron. Lett., vol. 29, no. 16, pp. 1400-1401, June 1993.
9. D. G. Nairn, "Zero-voltage switching in switched-current circuits," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 5, June 1994, pp. 289-292.
10. P. Shah and C. Toumazou, "A new high-speed, low distortion switched-current cell," in Proc. IEEE Int. Symp. Circuits and Systems, June 1996, pp. 421-424.
11. J. M. Martins and V. F. Dias, "Very low-distortion fully differential switched-current memory cell," IEEE Trans. Circuits Syst. II, vol. 46. pp. 640-643, May 1999.
12. S. Pavan, "High-frequency continuous-time filters in digital CMOS processes," Ph.D. dissertation, Columbia Univ., New York, NY, 1999.
13. G. K. Balachandran, "A switched-current filter in digital CMOS technology with low charge-injection errors," Ph.D. dissertation, Georgia Inst. Technol., Atlanta, GA, 2001.
14. B. K. Ahuja, "Compensation techniques for CMOS operational amplifiers," IEEE J. Solid State Circuits, vol. SC-18, pp. 629-63, Dec. 1983.