High-speed CMOS analog Viterbi detector for 4-PAM partial-response signaling

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 7, 2002, Pages 895-903

  Zand, Bahram ^b,c   Johns, David A ^a,b  

^a IEEE

^b UNIVERSITY OF TORONTO   (Canada)

^c Snowbush Microelectronics   (Canada)

Author keywords

CMOS analog integrated circuits; Multilevel systems; Partial response signaling; Sequence detection; Viterbi detection

Indexed keywords

AMPLITUDE MODULATION; DATA COMMUNICATION EQUIPMENT; LIGHT EMITTING DIODES; OPTICAL LINKS; SIGNAL DETECTION; TRANSCEIVERS;

ANALOG VITERBI DETECTORS; PARTIAL RESPONSE SIGNALING;

CMOS INTEGRATED CIRCUITS;

EID: 0036641434     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.1015688     Document Type: Article

References (18)

1. Partial-response signaling
2. Maximum-likelihood sequence estimation of digital sequences in the presence of intersymbol interference
3. The Viterbi algorithm
4. Reduced-state sequence detection of multilevel partial-response signals
5. Delayed decision-feedback sequence estimation
6. Decoding of trellis-encoded signals in the presence of intersymbol interference and noise
7. Reduced-state Viterbi decoding for channels with intersymbol interference
8. Reduced-state sequence estimation for coded modulation on intersymbol interference channels
9. A quaternary partial-response class-IV transceiver for 125-Mbit/s data transmission over unshielded twisted-pair cables: Principles of operation and VLSI realization
10. A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter
11. 1.6-Gb/s/pin 4-PAM signaling and circuits for a multidrop bus
12. Difference-metric Viterbi decoding of multilevel class-IV partial-response signals
13. A 500-MSample/s 6-bit Nyquist-rate ADC for disk-drive read-channel applications
14. Optimal reception for binary partial-response channels
15. A CMOS 6-b 500-MSample/s ADC for a hard disk-drive read channel