Palmo: Pulse-based signal processing for programmable analog VLSI

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 49, Issue 6, 2002, Pages 379-389

  Papathanasiou, Konstantinos ^a,b,c   Brandtner, Thomas ^a,b,d   Hamilton, Alister ^b  

^a IEEE

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

^c RF Magic   (United States)

^d INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

Field programmable analog array (FPAA); Mixed signal very large scale integration (VLSI); Palmo; Programmable analog VLSI; Pulse based signal processing

Indexed keywords

CAPACITORS; COMPARATORS (OPTICAL); ELECTRIC POTENTIAL; HARMONIC DISTORTION; PULSE WIDTH MODULATION; SIGNAL PROCESSING;

FIELD PROGRAMMABLE ANALOG ARRAY; PULSE-BASED SIGNAL PROCESSING;

VLSI CIRCUITS;

EID: 0036624303     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2002.802341     Document Type: Article

References (42)

1. D. L. Grundy, "A computational approach to VLSI analog design," J. VLSI Signal Processing, vol. 8, pp. 53-60, 1994.
2. A. Bratt and I. MacBeth, "Dpad2-a field programmable analog array," Analog Integrated Circuits Signal Processing, vol. 17, no. 1/2, pp. 67-89, 1998.
3. H. W. Klein, "Programmable analog-The new generation," Electron. Eng., vol. 72, pp. 19-22, July 2000.
4. A. Hamilton and K. Papathanasiou, "Reconfigurable analog systems: The pulse-based approach," Proc. Inst. Elect. Eng. Computers and Digital Techniques, vol. 147, no. 3, pp. 203-207, 2000.
5. Y. P. Tsividis, "Signal processors with transfer-function coefficients determined by timing," IEEE Trans. Circuits Syst. II, vol. 29, pp. 807-817, Dec. 1982.
6. A. Hamilton, A. F. Murray, D. J. Baxter, S. Churcher, H. M. Reekie, and L. Tarassenko, "Integrated pulse-stream neural networks-Results, issues and pointers," IEEE Trans. Neural Networks, vol. 3, pp. 385-393, June 1992.
7. A. Iwata and M. Nagata, "A concept of analog-digital merged circuit architecture for future VLSI's," Analog Integrated Circuits Signal Processing, vol. 11, pp. 83-96, 1996.
8. A. Sedra, "Switched-capacitor filter synthesis," in Design of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 272-313.
9. K. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
10. M. Ismail and T. Fiez, Analog VLSI Signal and Information Processing. New York: McGraw Hill, 1992.
11. G. A. S. Machado, N. C. Battersby, and C. Toumazou, "On the development of analog sampled-data signal processing," Analog Integrated Circuits Signal Processing, vol. 12, no. 3, pp. 179-199, 1997.
12. K. Papathanasiou and A. Hamilton, "Pulse based signal processing: VLSI implementation of a Palmo filter," in Proc. Int. Symp. Circuits and Systems (ISCAS), vol. I, Atlanta, May 1996, pp. 270-273.
13. ____, "Palmo signal processing: VLSI results from an integrated filter," in Proc. 3rd IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), vol. 2, Oct. 1996, pp. 832-835.
14. P. Gray and R. Castello, "Performance limitations in switched-capacitor filters," in Design of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 314-333.
15. T. Fiez and D. Allstot, "CMOS switched-current ladder filters," IEEE J. Solid-State Circuits, vol. 25, pp. 1360-7, June 1990.
16. T. Fiez, G. Liang, and D. Allstot, "Switched-current circuit design issues," IEEE J. Solid-State Circuits, vol. 26, pp. 192-202, Mar. 1990.
17. M. McNutt, S. LeMarquis, and J. Dunkley, "Systematic capacitance matching errors and corrective layout procedures," IEEE J. Solid-State Circuits, vol. 29, pp. 611-16, May 1994.
18. P. O. Leary, "Practical aspects of mixed analog and digital design," in Analog-Digital ASICs: Circuit Techniques, Design Tools and Applications, ser. IEE Circuits and Systems, F. M. R. Soin and J. Franca, Eds., 1989, vol. III, pp. 213-238.
19. R. Singh and A. Bhattacharyya, "Matching properties of linear MOS capacitors," IEEE Trans. Circuits Syst. II, vol. 36, pp. 465-7, Mar. 1989.
20. J. B. Shyu, G. C. Temes, and F. Krummenacher, "Random error effects in matched MOS capacitors and current sources," IEEE J. Solid-State Circuits, vol. 19, pp. 948-955, June 1984.
21. C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog MOS integrated circuits," IEEE J. Solid-State Circuits, vol. 27, pp. 154-66, Feb. 1992.
22. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS-transistors for precision analog design," IEEE J. Solid-State Circuits, vol. 21, pp. 1057-1066, June 1986.
23. C. Conroy, W. Lane, M. Moran, K. Lakshmikumar, M. Copeland, and R. Hadaway, "Comments, with reply, on 'characterization and modeling of mismatch in MOS transistors for precision analog design'," IEEE J. Solid-State Circuits, vol. 23, pp. 294-296, Feb. 1988.
24. K. Papathanasiou and A. Hamilton, "Novel Palmo analog signal processing IC design techniques," in Colloq. Analog Signal Processing. Oxford, U.K.: IEE, 1996, pp. 5/1-5/6.
25. K. Papathanasiou, "Palmo: A novel pulsed based signal processing technique for programmable mixed-signal VLSI," Ph.D. dissertation, Dept. Elect. Eng., Univ. Edinburgh, Edinburgh, Scotland, 1998.
26. S. Sidiropoulos and M. A. Horowitz, "A semidigital dual delay-locked loop," IEEE J. Solid-State Circuits, vol. 32, pp. 1683-1692, Nov. 1997.
27. H. C. Yang, L. K. Lee, and R. S. Co, "A low jitter 0.3-165 MHz CMOS PLL frequency synthesizer for 3 v/5 v operation," IEEE J. Solid-State Circuits, vol. 32, pp. 582-586, Apr. Apr. 1997.
28. D. W. Boerstler, "A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz," J. Solid-State Circuits, vol. 34, pp. 513-519, 1999.
29. The Connor-Winfield Corporation, "Crystal Controlled Oscillators,", Aurora, IL, http://www.conwin.com.
30. K. Papathanasiou and A. Hamilton, "Novel Palmo techniques for electronically programmable mixed signal arrays," presented at the Int. Symp. Circuits and Systems (ISCAS), Monteray, CA, May 1998.
31. T. Brandtner, K. Papathanasiou, and A. Hamilton, "A Palmo cell using sampled data log-domain integrators," Electron. Lett., vol. 34, no. 8, pp. 733-734, Apr. 1998.
32. M. Punzenberger and C. Enz, "Low-voltage companding current-mode integrators," in Proc. IEEE Symp. Circuits and Systems, 1995, pp. 2112-2115.
33. ____, "A new 1.2 V BiCMOS log-domain integrator for companding current-mode filters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Atlanta, GA, May 12-15, 1996, pp. 125-128.
34. ____, "A 1.2 V BiCMOS class AB log-domain filter," in Proc. Int. Solid-State Circuits Conf., vol. 40, San Francisco, CA, Feb. 1997, pp. 56-57.
35. D. P. C. Enz and M. Punzenberger, "Low-voltage log-domain signal processing in CMOS and BiCMOS," in Proc. Int. Symp. Circuits and Systems (ISCAS), vol. I, Hong Kong, June 1997, pp. 489-492.
36. F. L. C. Tomazou and D. Haigh, Analog IC Design: The Current-Mode Approach London, U.K., 1990.
37. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
38. M. Eskiyerli, A. Payne, and C. Toumazou, "State space synthesis of integrators based on the MOSFET square law," Electron. Lett., vol. 32, no. 6, pp. 505-506, 1996.
39. K. Papathanasiou and A. Hamilton, "Advances in programmable pulse based mixed-signal processing VLSI," in Proc. IEEE-CAS Workshop Analog and Mixed IC Design, Baveno, Italy, Sept. 12-13, 1997, pp. 106-110.
40. H. Traff, "Novel approach to high speed CMOS current comparators," Electron. Lett., vol. 28, no. 3, pp. 310-12, 1992.
41. A. Tang and C. Toumazou, "High performance CMOS current comparator," Electron. Lett., vol. 30, no. 1, pp. 5-6, 1994.
42. A. Bratt and I. Macbeth, "Design and implementation of a field programmable analog array," in Proc. FPGA, Monterey, CA, Feb. 1996, pp. 88-93.