Fault injection into VHDL models: Analysis of the error syndrome of a microcomputer system

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 418-425

  Gil, D ^a   Baraza, C ^a   Busquets, J V ^a   Gil, P J ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Error syndrome; Experimental validation; Fault injection; Propagation latency; Transient faults; VHDL simulation

Indexed keywords

CLOCKS; ERRORS; FAULT TOLERANCE; FAULT TREE ANALYSIS; MICROCOMPUTERS; SOFTWARE TESTING;

ERROR SYNDROME; EXPERIMENTAL VALIDATIONS; FAULT INJECTION; TRANSIENT FAULTS; VHDL SIMULATION;

FAULT DETECTION;

EID: 84881254146     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711835     Document Type: Conference Paper

References (28)

1. J. Clark., D. Pradhan, "Fault Injection. A method for validating computer-system dependability", IEEE. Computer, June 1995.
2. J. Arlat, "Validation de la Surete de Fonctionnement par Injection de Fautes. Methode - Mise en Oeuvre - Application", These presentee a L'Institut National Polytechnique de Toulouse, R. de Recherche LAASNs90-399, Dec. 1990.
3. K. Goswami, K. Iyer, "DEPEND: A simulation-based environment for system level dependability analysis", Tech. Rep. CRHC-92-11, Center for Reliable and High Performance Computing, Univ. of Illinois (USA) 1991.
4. G. Choi., K. Iyer, "FOCUS: An experimental environment for fault sensitivity analysis". IEEE Transactions on Computers, Vol. 41, pp. 1515-1526, Dec. 1992.
5. J. Ohlsson. M. Rimen, U. Gunneflo, "A study of the efects of transient fault injection into a 32-bit RISC with built-in watchdog", FTCS-I9, IEEE, 1989, pp. 340-347.
6. J. Clark, D. Pradhan, "REACT: Reliable Architecture Characterization Tool", Tech. Rep. TR-92-CSE-22, Univ. of Massachusetts, June 1992.
7. E. Jenn, "Sur la validation des systemes tolerant les fautes: injection de fautes dans des modeles de simulation VHDL", These, Rapport LAAS no 94361, 1994.
8. T. Delong, B. Johnson, Profeta III, "A fault Injection Technique for VHDL Behavioral-Level models", IEEE Design and Test of Computers, Vol 13, no 4, Winter 1996.
9. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J. C. Fabre, J. C. Laprie, E. Martins, D. Powell, "Fault injection for depend- ability validation: a methodology and some applications", IEEE Trans, on Soft.Engineering, Vol.16, Feb 1990.
10. U. Gunneflo, "Physical fault injection for Validation of Dependable Computing Systems and a Fault-Tolerant Computer design for Safety-critical missions", PhD thesis, Chalmers Univ. Of Technology, Goteborg (Sweden), 1990.
11. P. Gil, "Sistema Tolerante a Fallos con Procesador de Guardia: Validacion mediante Inyeccion Fisica de Fallos", D. Ph. Thesis, Dept. DISCA, Univ. Politecnica de Valencia, September 1992.
12. J. Karlsson, et al., "Comparison and integration of three diverse Physical Fault-Injection techniques", LAAS report no 9454I, July 1994.
13. Z. Segall, et al. "FIAT: Fault-Injection Based Automated Testing Environment", Proc. 18th Symp. on Fault-Tolerant Computing Systems (FTCS-18), Tokyo (Japan), IEEE CS Press, pp. 102-107, June 1988.
14. G. A. Kanawati, N. A. Kanwati, J. A. Abraham: "FERRARI: A Tool for the Validation of System Dependability Properties", Proceedings 22th Symp. on Fault-Tolerant Computing Systems (FTCS-22), Boston. Massachusetts (U.S.A.), pp. 336-344, July, 1992.
15. W. Kao, R. K. Iyer, D. Tang, "FINE: A Fault Injection and Monitor Environment for Tracing the UNIX System Behavior under Faults", IEEE Transactions on Software Engineering, Vol. 19, No. 11, pp. 1105-1118, Nov. 1993.
16. S. Han, H. A. Rosenberg, K. G. Shin, "DOCTOR: An IntegrateD software Fault InjeCTiOn EnviRonment", Technical report. Univ. of Michigan, December 1993.
17. IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993.
18. J. R. Armstrong, "Chip-Level Modeling with VHDL". Prentice Hall, 1989.
19. D. Gil, J. C. Baraza, J. V. Busquets, P. J. Gil. "Fault Injection with simulation in VHDL and application to a simple microcomputer system". Proceedings of the ADCOMP'97 pp 466-474. December 1997.
20. Model Technology, "V-System/Windows User's Manual. Version 4", 1994.
21. D. P. Siewiorek, "Reliable Computer Systems. Design and Evaluation", Digital Press, 1994.
22. H. Cha, E. M. Rudnick, G. S. Choi. J. H. Patel. R. K. Iyer. "A fast and accurate gate-level transient fault simulation environment". Proceedings FTCS-23, Toulouse (France). pp. 310-319, June, 1993.
23. P. L. Meyer. "Probabilidad y aplicaciones estadisticas" Addison-Wesley Iberoamericana. 1986.
24. D. J. Lu, "Watchdog Processors and Structural Integrity Checking", IEEE Transactions on Computers, July 1982.
25. M. A. Schuette, J. P. Shen, "Processor Control Flow Monitoring Using Signatured Instruction Streams", IEEE Transactions on Computers, March. 1987.
26. D. Gil, "Validacion de sistemas tolerantes a fallos mediante inyeccion de fallos con VHDL", Trabajo de doctorado (2 creditos), not published, September 1994.
27. K.W. Li, "Detection of transient faults in microprocessors by means of external hardware". D. Ph. Thesis, Virginia Politechnic Institute and State University. March 1984.
28. M.E. Schmid, R.L .Trapp, G.M. Masson, "Upset exposure by means of abstract verification". Proceedings of the FTCS-12, pp 237-244. June 1982.