Single chip programmable baseband ASSP for 5 GHz wireless LAN applications

IEICE Transactions on Electronics

Volumn E85-C, Issue 2, 2002, Pages 359-367

  Kneip, Johannes ^a   Weiss, Matthias ^a   Drescher, Wolfram ^a   Aue, Volker ^a   Strobel, Jürgen ^a   Oberthür, Thomas ^a   Bolle, Michael ^a   Fettweis, Gerhard ^a  

^a Systemonic AG   (Germany)

Author keywords

HiperLAN 2; IEEE802.11; Programmable DSP; SIMD processor; Wireless LAN; WLAN ASSP

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DIGITAL TO ANALOG CONVERSION; INTERFACES (COMPUTER); LOCAL AREA NETWORKS; MICROPROCESSOR CHIPS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

APPLICATION-SPECIFIC SIGNAL PROCESSORS (ASSP);

SIGNAL PROCESSING;

EID: 0036475789     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (9)

1. Supplement to IEEE Standard for Information technology - Telecommunications and information exchange between systems - Local and Metropolitan area networks - Specific requirements - Part 11
2. Hiperlan Type 2
3. Dynamic codewidth reduction for VLIW instruction set architectures in digital signal processors
4. Mat-lab based codesign framework for wireless broadband communication DSPs
5. A platform-based highly parallel digital signal processor
6. Architecture and applications of the HiPAR video signal processor