50-Gbit/s 4-bit multiplexer/demultiplexer chip-set using InP HEMTs

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

Volumn , Issue , 2002, Pages 207-210

  Sano, Kimikazu ^a   Murata, Koichi ^a   Sugitani, Suehiro ^a   Sugahara, Hirohiko ^a   Enoki, Takatomo ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; DEMULTIPLEXING; ELECTRIC CONNECTORS; ELECTRIC POTENTIAL; FLIP FLOP CIRCUITS; MULTIPLEXING; RESISTORS; SEMICONDUCTING INDIUM COMPOUNDS; TIME DIVISION MULTIPLEXING;

MULTIPLEXERS;

HIGH ELECTRON MOBILITY TRANSISTORS;

EID: 0036442435     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. M. Meghelli, et al., "50Gb/s SiGe BiCMOS 4:1 Multiplexer and 1:4 Demultiplexer for Serial Communication Systems", 2002 ISSCC Digest of Technical Papers, pp.260-261 (2002).
2. T. Masuda, et al., "40Gb/s 4:1 Multiplexer and 1:4 Demultiplexer IC Module using SiGe HBTs", 2001 IEEE MTT-S Digest, pp. 1697-1700 (2001).
3. K. Runge, et al., "40Gbit/s AlGaAs/GaAs HBT 4:1 multiplexer IC", lie Electron. Lett., Vol. 31, No. 11, pp. 876-877 (1995).
4. U. Nowotny, et al., "44Gbit/s 4:1 Multiplexer and 50 Gbit/s 2:1 Multiplexer in pseudomorphic AlGaAs/GaAs-HEMT Technology", 1998 IEEE ISCAS Technical Digest II, pp. 201-203 (1998).
5. J.P. Mattia, et al.,"High-Speed multiplexers: A 50 Gb/s 4:1 MUX in InP HBT Technology", 1999 IEEE GaAs IC Symposium Technical Digest, pp. 189-192 (1999).
6. H. Matsuura, et al., "Development and Application of Ultra fast HBT Integrated Circuits", Tech. Meeting on Electrical Devices lie Japan, EDD-02-46-57, pp. 50-60(in Japanese) (2002).
7. Y. Nakasha, et al., "A 43Gb/s Full-Rate-Clock 4:1 Multiplexer in InP-based HEMT Technology", 2002 ISSCC Digest of Technical Papers, pp. 190-191 (2002).
8. E. Sano, et al., "40Gbit/s 1:4 demultiplexer IC using InP-based heterojunction bipolar transistors", IEE Electron. Lett., Vol. 35, No.24, pp.2116-2117 (1999).
9. J.P. Mattia, et al., "A 1:4 Demultiplexer for 40Gb/s Fiber-Optic Applications", ISSCC Digest of Technical Papers, pp. 64-65 (2000).
10. H. Kano, et al., "A 50-Gbit/s 1:4 Demultiplexer IC in InP-based HEMT Technology", 2002 IEEE MTT-S Digest, pp. 75-78 (2002).
11. K. Murata, et al., "45Gbit/s decision IC module using InAlAs/InGaAs/InP HEMTs", IEE Electron. Lett., Vol. 35, No. 16, pp. 1379-1380 (1999).
12. T. Enoki, et al., "Ultrahigh-Speed Integrated Circuits Using InP-Based HEMTs", Jpn. J. Appl. Phys., Part 1, Vol. 37, No. 3B, pp. 1359-1364 (1998).
13. S. Yamaguchi, et al., "New Module Structure Using Flip-Chip Technology for High-Speed Optical Communication ICs", 1996 IEEE MTT-S Digest, pp. 243-246 (1996).