Power-speed trade-off in parallel prefix circuits

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 4863, Issue , 2002, Pages 109-120

  Vanichayobon, S ^a   Dhall, Sudarshan K ^a   Lakshmivarahan, S ^a   Antonio, J K ^a  

^a University of Oklahoma   (United States)

Author keywords

Parallel prefix circuits; Power; Power speed trade off

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; PARALLEL PROCESSING SYSTEMS; THROUGHPUT;

PARALLEL PREFIX CIRCUITS; POWER CONSUMPTIONS;

COMPUTER CIRCUITS;

EID: 0036417569     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.472935     Document Type: Conference Paper

References (14)

1. C. Belady, "Cooling and Power Consideration for Semiconductors Into the Next Century", Proceedings of the 2001 International Symposium on Low Power Electronics and Design, pp.100-105, 2001.
2. R.P. Brent, and H.T. Kung, "A Regular Layout for Parallel Adders", IEEE Transactions on Computers, Vol. 31, pp. 260-264, 1982.
3. Cadence Design Systems, Inc., PSpice User's Guide Manual, Version 9.2, San Jose, CA, January 2000.
4. T.K. Callaway, Area, Delay, and Power Modeling of CMOS Adder and Multipliers, Ph.D. Dissertation, The University of Texas at Austin, 1996.
5. A.P. Chandrakasan, and R.W. Brodersen, Power Digital CMOS Design. Kluwer Academic Publishers, Norwell, MA, 1995.
6. R.E. Ladner, and M.J. Fischer, "Parallel Prefix Computation", Journal of ACM, Vol. 27, pp. 831-838, 1980.
7. S. Lakshmivarahan, C.M. Yang, and S.K. Dhall, "Optimal Parallel Prefix Circuits with (size, depth) = 2N-2 and ⌈log N⌉ ≤ depth ≤ ⌈2log N⌉-3 ", Proceedings of the International Conference on Parallel Processing, pp. 58-65, 1987.
8. S. Lakshmivarahan, and S.K. Dhall, Parallel Computing Using the Prefix Problem. Oxford University Press, New York, NY, 1994.
9. Y.M. Lin, and C.C. Shih, "A New Class of Depth-Size Optimal Parallel Prefix Circuits", Journal of Supercomputing, Vol. 14, pp. 39-52, 1999.
10. J.M. Rabaey, A. Chandrakasan, and B. Nikolic, "Chapter 6: Designing Combinational Logic Gates in CMOS", Digital Integrated Circuits A Design Perspective, early draft of the 2nd edition, April 2001, http://bwrc.eecs.berkeley.edu/Classes/IcBook/2ndEdition.html.
11. M. Smith, Application-Specific Integrated Circuits, Addison Wesley, Menlo Park, CA, 1997.
12. M. Snir, "Depth-Size Tradeoffs for Parallel Prefix Computation", Journal of Algorithms, Vol. 17, pp. 185-201, 1986.
13. S. Vanichayobon, Power-speed Trade-off in Parallel Prefix Circuits, Ph.D. Dissertation, School of Computer Science, The University of Oklahoma, 2002.
14. N.H.E. Weste, and K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, Addison-Wesley, MA, 1993.