Trace-level speculative multithreaded architecture

Proceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 402-407

  Molina, Carlos ^a   González, Antonio ^b   Tubella, Jordi ^b  

^a UNIVERSITAT ROVIRA I VIRGILI   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTATIONAL METHODS; COMPUTER SIMULATION; INFORMATION RETRIEVAL SYSTEMS; OPTIMIZATION; PROGRAM COMPILERS; RESOURCE ALLOCATION;

MICROARCHITECTURE; TRACE-LEVEL SPECULATIVE MULTITHREADED ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 0036397056     PISSN: 10636404     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCD.2002.1106802     Document Type: Article

References (19)

1. P. S. Ahuja, K. Skadron, M. Martonosi and D. W. Clark. "Multipath Execution: Opportunities and Limits". In Proceedings of the International Symposium on Supercomputing, 1998.
2. H. Akkary and M. Driscoll. "A Dynamic Multithreaded Processor". In Proceedings of the 31st Annual International Symposium on Microarchitecture, 1998.
3. R. Balasubramonian, S. Dwarkadas and D. Albonesi. "Dynamically Allocating Processor Resources between Nearby and Distant ILP". In Proceedings of the 28th International Symposium on Computer Architecture, 2001.
4. D. Burger, T.M. Austin and S. Bennet. "Evaluating Future Microprocessors: The SimpleScalar Tool Set". Technical Report CS-TR-96-1308. University of Wisconsin, July 1996
5. R. S. Chappell, J. Stark, S. P. Kim, S. K. Reinhardt, and Y. N. Patt. "Simultaneous Subordinate Microthreading (SSMT)". In Proceedings of the 26th International Symposium on Computer Architecture, 1999.
6. S. Chaterjee, C. Weaver and T. Austin. "Efficient Checker Processor Design". In Proceedings of the 33rd Annual International Symposium on Microarchitecture, 2000.
7. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery and J. Shen. "Speculative Precomputation: Long-range Prefetching of Delinquent Loads". In Proceedings of the 28th International Symposium on Computer Architecture, 2001.
8. D. A. Connors and W. M. Hwu. "Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results". In Proceedings of the 32th Annual International Symposium on Microarchitecture, 1999.
9. A. González, J. Tubella and C. Molina. "Trace Level Reuse". In Proceedings of the International Conference on Parallel Processing, 1999.
10. J. Huang and D. Lilja. "Exploiting Basic Block Value Locality with Block Reuse". In Proceedings of the 5th International Symposium on High-Performance Computer Architecture, 1999.
11. P. Marcuello, J. Tubella and A. González. "Value Prediction for Speculative Multithreaded Architectures". In Proceedings of the 32th Annual International Symposium on Microarchitecture, 1999.
12. C. Molina, A. González and J. Tubella. "Trace-Level Speculative Multithreaded Architecture". Technical report UPC-DAC-2001-35, 2001.
13. Z. Purser, K. Sundaramoorthy, and E. Rotenberg. "A Study of Slipstream Processors". In Proceedings of the 33rd International Symposium on Microarchitecture, 2000.
14. E. Rotenberg. "AR-SMT: A microarchitectural approach to fault tolerance in microprocessors". In Proceedings of the 29th Fault-Tolerant Computing Symposium, 1999.
15. A. Roth and G. Sohi. "Speculative Data-Driven Multithreading". In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, 2001.
16. Y. Sazeides and J. Smith. "The Predictability of Data Values". In Proceedings of the 33rd Annual International Symposium on Microarchitecture, 1997.
17. D. M. Tullsen, S. J. Eggers and H. M. Levy. "Simultaneous Multithreading: Maximizing on-chip Parallelism". In Proceedings of the 22th Annual International Symposium on Computer Architecture, 1995.
18. S. Wallace, B. Calder and D. Tullsen. "Threaded Multiple Path Execution". In Proceedings of the 25th Annual International Symposium on Computer Architecture, 1998.
19. C. Zilles and G. Sohi. "Execution-based Prediction Using Speculative Slices". In Proceedings of the 28th International Symposium on Computer Architecture, 2001.