Dithered timing spread spectrum clock generation for reduction of electromagnetic radiated emission from high-speed digital system

IEEE International Symposium on Electromagnetic Compatibility

Volumn 1, Issue , 2002, Pages 413-418

  Kim, Jonghoon ^a   Kim, Joungho ^a   Jun, Piljung ^b  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Samsun Electronics Inc   (South Korea)

Author keywords

Dithered Timing; EMI Reduction; Spread Spectrum Clock

Indexed keywords

ATTENUATION; ELECTROMAGNETIC WAVES; INTERFERENCE SUPPRESSION; JITTER; PHASE LOCKED LOOPS; SIGNAL INTERFERENCE; TIMING CIRCUITS;

SPREAD SPECTRUM CLOCKS (SSC);

DIGITAL DEVICES;

EID: 0036385157     PISSN: 01901494     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISEMC.2002.1032514     Document Type: Article

References (9)

1. Feng Lin and Dan Y. Chen, "Reduction of Power Supply EMI Emission by Switching Frequency Modulation," IEEE Trans-Power Electronics, Vol. 9, No. 1 (1994), pp. 132-137.
2. Keith B. Hardin, John T. Fessler, and Donald R. Bush, "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions," IEEE International Symposium on Electromagnetic Compatibility, 1994, pp 227-231.
3. Keith B. Hardin, John T. Fessler, Nicole L. Webb, John B. Berry, Andrew L. Cable, and Mike L. Pulley, "Design considerations of phase-locked loop systems for spread spectrum clock generation compatibility," IEEE International Symposium on Electromagnetic Compatibility, 1997, pp 302-307.
4. Howard W. Johnson and Martin Graham, High-Speed Digital Design (A Handbook of Black Magic), Prentice Hall PTR (New Jersey, 1993), pp. 367-383.
5. Keith B. Hardin, John T. Fessler, and Donald R. Bush, "A Study of the Interference Potential of Spread Spectrum Clock Generation Techniques," IEEE International Symposium on Electromagnetic Compatibility, 1995, pp 624-629.
6. Jonghoon Kim, Piljung Jun, Jung-Gun Byun, and Joungho Kim, "Design Guidelines of Spread Spectrum Clock for Suppression of Radiation and Interference from High-speed Interconnection Line," IEEE workshop on Signal Propagation on Interconnects. 2002.
7. Hung-Sung Li, Yu-Chi Cheng, and Deepraj Puar, "Dual-Loop Spread-Spectrum Clock Generator," IEEE International Solid-State circuits Conference, 1999, pp 184-185, and 459.
8. Yongsam Moon, Deog-Kyoon Jeong, and Gyudong Kim, "Clock Dithering for Electromagnetic Compliance using Spread Spectrum Phase Modulation", IEEE International Solid-State Circuits Conference, pp 186-187, 1999.
9. J-Y Michel and C. Neron, "A Frequency Modulated PLL for EMI Reduction in Embedded Application," Twelfth Annual IEEE International ASIC/SOC Conference, 1999, pp 362-365.