A roadmap and vision for physical design

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2002, Pages 112-117

  Kahng, Andrew B ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms; Design

Indexed keywords

INTEGRATED CIRCUIT LAYOUT; ITERATIVE METHODS; OPTIMIZATION; SPURIOUS SIGNAL NOISE;

PHYSICAL DESIGN;

DESIGN FOR TESTABILITY;

EID: 0036374254     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505388.505416     Document Type: Conference Paper

References (30)

1. A hybrid multilevel/genetic approach for circuit partitioning
2. Multilevel circuit partitioning
3. Advanced routing for deep submicron technologies
4. Hierarchical wire routing
5. Hypergraph partitioning for VLSI CAD: Methodology for reporting, and new results
6. Toward CAD-IP reuse: A web bookshelf of fundamental CAD algorithms
7. Can recursive bisection alone produce routable placements?
8. Toward a framework for assessing the impact of variability in nanometer design
9. Classical floorplanning harmful?
10. Design-process integration and shared red bricks
11. The road ahead
12. Subwavelength optical lithography: Challenges and impact on physical design
13. A new design cost model for the 2001 ITRS
14. Multilevel hypergraph partitioning: Application in VLSI domain
15. Phase phirst! An improved strong-PSM paradigm
16. A simple yet effective technique for global wiring
17. A force-directed component placement procedure for printed circuit boards
18. On the biodiversity of SIGCOMM
19. On the caching and prefetching of program committees
20. We're solving the wrong problems
21. A roadmap of CAD tool changes for sub-micron interconnect problems
22. Routing techniques for gate array
23. Codar: A congestion-directed general area router
24. Workshop on duplicating, deconstructing, and debunking