A tick based methodology for rapid predictive circuit modeling

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 3, Issue , 2002, Pages

  Murali, Raghunath ^a   Austin, Blanca L ^a   Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED NETWORK ANALYSIS; ELECTRIC POWER SUPPLIES TO APPARATUS; FIELD EFFECT TRANSISTORS; NUMERICAL METHODS; SEMICONDUCTOR DEVICE MODELS; THRESHOLD VOLTAGE;

PREDICTIVE CIRCUIT MODELING; TICK BASED METHODOLOGY; TRANSISTOR PHYSICAL MODELS;

SEMICONDUCTOR DEVICE TESTING;

EID: 0036297063     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. A low power transregional MOSFET model for complete power-delay analysis of CMOS Gigascale Integration (GSI)
2. A minimum total power methodology for projecting limits on CMOS GSI
3. Efficient genration of pre-silicon MOS model parameters for early circuit design
4. Inverter models of CMOS gates for supply current and delay evaluation
5. Analytical transient response and propagation delay evaluation of the CMOS inverter for short channel devices
6. Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications to timing simulation
7. An analytical model for current, delay, and power analysis of submicron CMOS logic circuits
8. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas
9. Threshold voltage roll-off model for low power bulk accumulation MOSFETs
10. Mosis parametric test results