Reducing computational complexity of adaptive motion estimation through binary comparison

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2002, Pages

  Moshnyaga, Vasily G ^a   Masunaga, Koichi ^a  

^a FUKUOKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ALGORITHMS; COMPUTER HARDWARE; DIGITAL ARITHMETIC; MOTION ESTIMATION; OPTIMIZATION;

MULTI-BIT ARITHMETIC; PROCESSING ELEMENTS;

COMPUTATIONAL COMPLEXITY;

EID: 0036296626     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. ULSI realization of MPEG2 real-time video encoder and decoder - an overview
2. Low power VLSI design for motion estimation using adaptive pixel truncation
3. A MSB truncation scheme for low-power video processors
4. A binary block matching architecture with reduced power consumption and silicon area requirement
5. Low-complexity block-based motion estimation via one-bit transform
6. Displacement measurement and its application in internal image coding
7. Motion-compensated interframe coding for video conferencing
8. A fast hierarchical motion vector estimation algorithm using mean pyramid
9. Successive elimination algorithm for motion estimation
10. Adaptive early jump-out technique for fast motion estimation in video coding
11. An annular search algorithm for efficient motion estimation
12. A high performance fast search algorithm for block matching motion estimation
13. DSRA: A block-matching algorithm for near real-time video encoding
14. Adaptive block-matching motion estimation algorithm for video coding
15. An adaptive search length algorithm for block matching motion estimation
16. Adaptive matching scan algorithm based on gradient magnitude for fast full search in motion estimation
17. A low-power VLSI architecture for full-search block matching motion estimation
18. A new computationally adaptive formulation of block matching motion estimation