Evaluation of algorithm optimizations for low-power turbo-decoder implementations

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 3, Issue , 2002, Pages

  Thul, Michael J ^a   Vogt, Timo ^a   Gilbert, Frank ^a   Wehn, Norbert ^a  

^a France   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; CONVOLUTIONAL CODES; ELECTRIC POWER SUPPLIES TO APPARATUS; ERROR CORRECTION; FINITE AUTOMATA; MOBILE TELECOMMUNICATION SYSTEMS; OPTIMIZATION; SIGNAL ENCODING; TURBO CODES; WIRELESS TELECOMMUNICATION SYSTEMS;

DYNAMIC OPTIMIZATION; FINITE STATE MACHINES; FORWARD ERROR CORRECTION; MAXIMUM A POSTERIORI ALGORITHM; RECURSIVE SYSTEMATIC CONVOLUTIONAL CODES;

DECODING;

EID: 0036293737     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icassp.2002.5745305     Document Type: Conference Paper

References (14)

1. Near Shannon limit error-correcting coding and decoding: Turbo-codes
2. A CMOS IC for Gb/s Viterbi decoding: System design and VLSI implementation
3. State vector reduction for initialization of sliding windows MAP
4. Concatenated decoding with a reduced-search BCJR algorithm
5. Energy efficient turbo decoding for 3G mobile
6. Low power implementation of a turbo-decoder on programmable architectures
7. Low-power mobile wireless communication system design: Protocols, architectures, and design methodologies
8. Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding
9. Software implementation of turbo-decoders on VLIW signal processor ST 120
10. Energy efficient data transfer and storage organization for a MAP turbo decoder module
11. Exploration of a reduced-search MAP-algorithm for optimized memory schemes
12. VLSI-implementation of a reduced-search MAP-algorithm
13. Advanced implementation issues of turbo-decoders