An analog similarity evaluation circuit featuring variable functional forms

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 3, Issue , 2001, Pages 561-564

  Yamasaki, Toshihiko ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL SIGNAL; ELEMENT BY ELEMENTS; FUNCTIONAL FORMS; SIMILARITY EVALUATION; SIMILARITY MEASURE; TEMPLATE VECTORS;

ANALOG CIRCUITS; CMOS INTEGRATED CIRCUITS;

CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC INVERTERS; FABRICATION; REAL TIME SYSTEMS; SILICON; VECTORS;

EVALUATION CIRCUITS;

EID: 0034996119     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921372     Document Type: Conference Paper

References (9)

1. B. Liu, C. Y. Chen, and J. Y. Tsao, "A Modular Current-Mode Classifier Circuit for Template Matching Application. " IEEE Trans. Dircuits Syst. II. vol. 47. pp. 145-151. Feb., 2000. (Pubitemid 30557252)
2. J. Anderson, J. C. Platt, and D. B. Kirk, "An Analog VLSI Chip for Radial Basis Functions." in S. J. Hanson. J. D. Cowan, and C. L. Giles Eds., Advances in Neural Information Processing Systems, San Maetro. CA: Morgan Kaufrnann. vol. 5. pp. 765-772. 1993.
3. L. Theogarajan and L. A. Akers. "A Multi-Dimentional Analog Gaussian Radial Basis Circuit." in Proc. IEEE Int. Symp. Circuits Syst., part 3, Atlanta. GA. USA. 1996.
4. M. Konda, T. Shibata, and T. Olrmi, "Neuron-MOS Correlator Based on Manhattan Distance Computation for Event Recognition Hardware." 1996 IEEE International Symposium on Circuit and Systems (ISCAS 96), Vol. 4. Atlanta, pp. 217-220. May. 1996.
5. T. Shitaba and T. Ohmi. "A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations", IEEE Trans. ED, vol. 39, No. 6. pp. 1444-1455, 1992.
6. J. Lazzaro, S. Rychebush, M. A. Mahowald, and C. Mead. "Winner-take-all networks of O (N) complexity", in Neural Inform. Proc. Syst. (NIPS), Denver. CO. vol. 1. pp. 703-711. 1989.
7. T. Shibata, T. Nakai, N. M. Yu, Y. Yamashita, M. Konda. and T. Ohmi. "Advances in Neuron-MOS Applications." Digest of Technical Papers, 1996 IEEE International Solid-State-Circuit Conference, pp. 304-305. San Francisco. Feb., 1996.
8. T. Yamasaki, A. Suzuki, D. Kobayashi, and T. Shibata, "A Fast Self-Convergent Flash-Memory Programming Scheme for MV and Analog Data Storage." this conference.
9. C. Mead, "Neurornorphic Electronic System." Proc. of the IEEE, vol. 78. no. 10. pp. 1629-1636. Oct. 1990.