Active management of data caches by exploiting reuse information

IEEE Transactions on Computers

Volumn 48, Issue 11, 1999, Pages 1244-1259

  Tam, Edward S ^a,b   Rivers, Jude A ^a,c   Srinivasan, Vijayalakshmi ^d   Tyson, Gary S ^a,d   Davidson, Edward S ^a,d  

^a IEEE   (United States)

^b APPLE INC   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

^d UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Active management; Multilateral cache; Reuse information

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; MICROPROCESSOR CHIPS; RESPONSE TIME (COMPUTER SYSTEMS); STORAGE ALLOCATION (COMPUTER);

ACTIVE MANAGEMENT; MULTILATERAL CACHES;

BUFFER STORAGE;

EID: 0033220886     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.811113     Document Type: Article

References (23)

1. J.-L. Baer and T.-F. Chen, "An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty," Proc. Supercomputing '91, pp. 176-186, Nov. 1991.
2. L.A. Belady, "A Study of Replacement Algorithms for a Virtual Storage Computer," IBM Systems J., vol. 5, pp. 78-101, 1966.
3. D. Burger and T.M. Austin, "Evaluating Future Microprocessors: The Simplescalar Tool Set" Technical Report #1342, Univ. of Wisconsin-Madison, 1997.
4. D. Callahan, K. Kennedy, and A. Porterfield, "Software Prefetching," Proc. ASPLOS-IV, pp. 40-52, 1991.
5. M.J. Charney and T.R. Puzak, "Prefetching and Memory System Behavior of the Spec95 Benchmark Suite," IBM J. Research and Development, vol. 41, no. 3, pp. 265-286, May 1997.
6. T.-F. Chen and J.-L. Baer, "Reducing Memory Latency via Nonblocking and Prefetching Caches," Proc. ASPLOS-V, pp. 51-61, 1992.
7. C.-H. Chi and H. Deitz, "Improving Cache Performance by Selective Cache Bypass," Proc. 22nd Hawaii Int'l Conf. System Science, pp. 277-285, Jan. 1989.
8. A. Gonzalez, C. Aliagas, and M. Valero, "Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality," Proc. 1995 Conf. Supercomputing, pp. 338-347, 1995.
9. M.D. Hill, "DineroIII Documentation," Univ. of California-Berkeley, unpublished UNIX-style man page, Oct. 1985.
10. T. Johnson and W.W. Hwu, "Run-Time Adaptive Cache Hierarchy Management via Reference Analysis," Proc, ISCA-24, pp. 315-326, 1997.
11. N.P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers," Proc. ISCA-17, pp. 364-373, 1990.
12. D. Kroft, "Lockup-Free Instruction Fetch/Prefetch Cache Organization," Proc. ISCA-8, pp. 81-85, May 1981.
13. G. Kurpanek, K. Chan, J. Zheng, E. DeLano, and W. Bryg, "PA-7200: A PA-RISC Processor with Integrated High Performance mp Bus Interface," COMPCON Digest of Papers, pp. 375-382, Feb. 1994.
14. C.-C. Lee, I.-C.K. Chen, and T.N. Mudge, "The Bi-Mode Branch Predictor," Proc. MICRO-30, pp. 4-13, Dec. 1997.
15. V. Milutinovic, A. Milenkovic, and G. Sheaffer, "The Cache Injection/Cofetch Architecture: Initial Performance Analysis," Proc. MASCOTS '97, pp. 63-64, Jan. 1997.
16. J.A. Rivers and E.S. Davidson, "Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design," Proc. 1996 ICPP, pp. 154-163, Aug. 1996.
17. J.A. Rivers, E.S. Tam, and E.S. Davidson, "On Effective Data Supply for Multi-Issue Processors," Proc. ICCD '97, pp. 519-528, Oct. 1997.
18. J.A. Rivers, E.S. Tam, G.S. Tyson, E.S. Davidson, and M. Farrens, "Utilizing Reuse Information in Data Cache Management," Proc. ICS '98, pp. 449-456, 1998.
19. G.S. Sohi and M. Franklin, "High-Bandwidth Data Memory Systems for Superscalar Processors," Proc. ASPLOS-IV, pp. 53-62, 1991.
20. V. Srinivasan and E.S. Davidson, "Improving Performance of an L1 Cache with an Associated Buffer," Technical Report CSE-TR-361-98, Univ. of Michigan-Ann Arbor, Mar. 1998.
21. E.S. Tam and E.S. Davidson, "Early Design Cycle Timing Simulation of Caches," Technical Report CSE-TR-317-96, Univ. of Michigan-Ann Arbor, Nov. 1996.
22. E.S. Tam, J.A. Rivers, G.S. Tysori, and E.S. Davidson, "mlcache: A Flexible Multilateral Cache Simulator," Proc. MASCOTS '98, pp. 19-26, 1998.
23. G. Tyson, M. Farrens, J. Matthews, and A.R. Pleszkun, "A Modified Approach to Data Cache Management," Proc. MICRO-28, pp. 93-103, Dec. 1995.