Flexible vlsi architecture of motion estimator for video image compression

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 43, Issue 6, 1996, Pages 467-470

  Nam, Seung Hyun ^a   Lee Key, Moon ^a  

^a Yonsei University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

IMAGE COMPRESSION; IMAGE QUALITY; INTEGRATED CIRCUIT LAYOUT; PARALLEL ALGORITHMS; VIDEO SIGNAL PROCESSING;

FULL SEARCH BLOCK MATCHING ALGORITHM; LINEAR ARRAY ARCHITECTURE; MOTION ESTIMATORS;

VLSI CIRCUITS;

EID: 0030157141     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.502319     Document Type: Article

References (12)

1. Y. Ninomiya and Y. Ohtsuku, "A motion-compensated interframe coding scheme for television pictures, IEEE Trans. Commun., vol. COM-30, pp. 201-211, Jan. 1982.
2. J. R. Jain and A. K. Jain, Displacement measurement and its application in interframe image coding, IEEE Trans. Commun., vol. COM-29, pp. 1799-1808, Dec. 1981.
3. T. Koga, K. linuma, A. Hiranu, Y. lijiraa, and T. Ishiguro, Motion compensated interframe coding for video conferencing, in Proc. Nat. Telecommun. Conf., New Orleans, LA. Nov. 1981, pp. G.S.5.3.1-G.S.5.3.S.
4. J. S. Baek, S. H. Nam, and M. K. Lee, "A fast array architecture for block matching algorithm, in Proc. IEEE Int. Symp. Circuits Syst., London, U.K., May 1994, pp. 211-214.
5. M. Gilge, "A high quality videophone coder using hierarchical motion estimation and structure coding of prediction error, in Proc. SPIE, pp. 864-874, 1988.
6. A. Puri, H. M. Hang, and D. L. Schiling, "An efficient block-maiching algorithm for motion compensated coding, in Proc. IEEE ICASSP'87, 1987, pp. 25.4.1 25.4.4.
7. R. Srinivasan and K. R. Rao, Predictive coding based on efficient motion estimation, IEEE Trans. Commun., vol. COM-33, pp. 888-896, Aug. 1985.
8. L. D. Vos and M. Stegherr, Parameterizable VLSI architectures for the full search block matching algorithm, IEEE Trans. Circuiis Syst., vol. 36, pp. 1309-1316, Oct. 1989.
9. T. Komarek and P. Pirsch. "Array architectures for block matching algorithms. IEEE Trans. Circuits Syst., vol. 36, pp. 1301-1308, Oct. 1989.
10. C.-H. Hsieh and T. P. Lin, VLSI architecture for block matching motion estimation algorithm, IEEE Trans. Circuits Syst. Video TcchnoL, vol. 2, pp. 169-175, June 1992.
11. K. M. Yang, M. T. Sun, and L. Wu, "A family of VLSI design for the motion compensation block matching algorithm, IEEE Trans. Circuits Syst., vol. 36, pp. 1317-1325, Oct. 1989.
12. Description of reference model 8 (RM8), Document 525. CCITT SO XV/4. Specialists Group on Coding for Visual Telephony, June 1989.