A novel scheme for a higher bandwidth sensor readout

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 4700, Issue , 2002, Pages 17-28

  Srivastava, Ashok ^a   Venkata, Harish N ^a   Ajmera, Pratul K ^a  

^a LOUISIANA STATE UNIVERSITY   (United States)

Author keywords

Floating gate MOSFET; Quaternary logic; Sensor readout

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; BINARY CODES; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC POTENTIAL; MICROELECTROMECHANICAL DEVICES; MOSFET DEVICES; VLSI CIRCUITS;

SENSOR READOUT;

MICROSENSORS;

EID: 0036028894     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.475050     Document Type: Conference Paper

References (10)

1. S.V. Prasanna, Design and Implementation of Low Noise Readout Electronics in CMOS for a Fast Timing Charge Coupled Device, MS (EE) thesis, Louisiana State University, Baton Rouge, May 1997.
2. A. Srivastava, S.V. Prasanna and P.K. Ajmera, "Readout electronics scheme in CMOS technology for integration with analog outputs from integrated smart sensors," J. of Intelligent Material Systems and Structures, 11, pp. 116-124, February 2000.
3. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, New York, 2001.
4. J.L. Mangin and K.W. Current, "Characteristics of prototype CMOS quaternary logic encoder-decoder circuits," IEEE Trans. on Computers, C-35, pp. 157-161, February 1986.
5. N.R. Shanbhag, D. Nagchoudhuri, R.E. Siferd and G.S. Vishweswaran, "Quaternary logic circuits in 2 μm CMOS technology," IEEE J. Solid-State Circuits, 25, pp. 790-799, June 1990.
6. th IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1623-1626, September 1999.
7. T. Shibata and T. Ohmi, "An intelligent MOS transistor featuring gate-level weighted sum and threshold operations," IEDM Tech. Dig., pp. 919-922, 1991.
8. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Transactions on Electron devices, 39, pp. 1444-1455, June 1992.
9. A. Luck, S. Jung, R. Brederlow, R. Thewes, K. Goser and W. Weber, "On the design robustness of threshold logic gates using multi-input floating gate MOS transistors," IEEE Transactions on Electron Devices, 47, June 2000, pp. 1231-1239, June 2000.
10. W. Weber, S.J. Prange, R. Thewes, E. Wohlrab and A. Luck, "On the application of the neuron MOS transistor principle for modem VLSI design," IEEE Transactions on Electron Devices, 43, pp. 1700-1708, October 1996.