Interface design for core-based systems

IEEE Design and Test of Computers

Volumn 14, Issue 4, 1997, Pages 42-51

  Madisetti, Vijay K ^a,b,c,d   Shen, Lan ^a,e,f  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b VP Technologies   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d IEEE   (United States)

^e UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^f UNIVERSITY OF IOWA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; DIGITAL FILTERS; IMAGE COMPRESSION; INTEGRATED CIRCUIT LAYOUT; SPECIFICATIONS; SYSTEMS ANALYSIS;

CORE BASED SYSTEMS; REGISTER TRANSFER LEVEL; REUSE LIBRARY; SYSTEM ON CHIP DESIGN;

INTERFACES (COMPUTER);

EID: 0031245825     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.632880     Document Type: Article

References (9)

1. M. Romdhane, V. Madisetti, and J. Hines, Quick-Turnaround ASIC Design in VHDL, Kluwer Academic, Norwell, Mass., 1996.
2. J.P. Bowen, "Seven More Myths of Formal Methods," IEEE Software, Vol. 12, July 1995, pp. 34-41.
3. E.M. Clarke and J.M. Wing, Formal Methods: State of the Art and Future Directions, Tech. Report CMU-CS-96-17, Carnegie Mellon Univ., Pittsburgh, 1996.
4. B.C. Moszkowski, Executing Temporal Logic Programs, Cambridge Univ. Press, Cambridge, Mass., 1986.
5. B.C. Moszkowski, "A Temporal Logic for Multilevel Reasoning about Hardware," Computer, Vol. 18, No. 2, Feb. 1985, pp. 10-19.
6. S. Kono, Automatic Verification of Interval Temporal Logic, Tech. Report SCSL-TM-92-007, Sony Computer Science Laboratory, Tokyo, 1993.
7. G. Borriello, "Formalized Timing Diagrams," Proc. Third European Design Automation Conf., IEEE Computer Society Press, Los Alamitos, Calif., 1992, pp. 372-377.
8. H. Hulgaard et al., "An Algorithm for Exact Bounds on the Time Separation of Events in Concurrent Systems," IEEE Trans. Computers, Vol. 44, No. 11, Nove. 1995, pp. 1306-17.
9. B. Sarikaya, G.V. Bochmann, and E. Cerny, "A Test Design Methodology for Protocol Testing," IEEE Trans. Software Eng., Vol. 13, No. 5, May 1987, pp. 518-531.