Numerical Method for Extracting Parasitic Capacitance from Multilevel Conductors: Stacked DRAM Structure

Journal of the Korean Physical Society

Volumn 39, Issue 1, 2001, Pages 87-92

  Yoon, Sukin ^a   Kwon, Ohseob ^a   Won, Taeyoung ^a  

^a Inha University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0035602042     PISSN: 03744884     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (9)

1. A. Nitayama, Y. Kohyama and K. Hieda, Intl. Electron Devices Meeting Tech. Digest, 355 (1998).
2. K. Koyama, Intl. Conference on Solid State Devices and Materials, 268 (1997).
3. J. S. Yuan and J. J. Liou, VLSI Multilevel Interconnection Conference, 410 (1990).
4. O. Kwon, S. Yoon, Y. Ban and T. Won, Intl. Conference on Modeling and Simulation of Microsystems, 688 (2000).
5. M. Bachtold, S. Taschini, J. G. Korvink and H. Baltes, Intl. Electron Devices Meeting Tech. Digest, 129 (1997).
6. T. Won, J. Korean Phys. Soc. 33, S204 (1998).
7. T. Won, J. Korean Phys. Soc. 33, S72 (1998).
8. R. Bauer, M. Stiftinger and S. Selberherr, Intl. Workshop on VLSI Process and Device Modeling, 142 (1993).
9. W. Hong, W. Sun, Z. Zhu, H. Ji, B. Song and W. W. Dai, IEEE Trans. Microwave Theory and Techniques 46, 1037 (1998).