|
Volumn 41, Issue 9-10, 2001, Pages 1373-1378
|
Mechanisms of positive gate bias stress induced instabilities in power VDMOSFETs
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRIC CHARGE;
ELECTRIC POTENTIAL;
ELECTRON TRAPS;
ELECTRON TUNNELING;
GATES (TRANSISTOR);
SILICON;
INTERFACE TRAP DENSITIES;
MOSFET DEVICES;
|
EID: 0035456703
PISSN: 00262714
EISSN: None
Source Type: Journal
DOI: 10.1016/S0026-2714(01)00143-3 Document Type: Article |
Times cited : (39)
|
References (7)
|