A router for symmetrical FPGAs based on exact routing density evaluation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 137-143

  Eum, Nak Woong ^a   Kim, Taewhan ^b   Kyung, Chong Min ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ROUTERS; SWITCHES;

ROUTING ALGORITHMS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0035208460     PISSN: 10923152     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCAD.2001.968610     Document Type: Article

References (20)

1. A detailed router for field-programmable gate arrays
2. A negative reinforcement method for PGA routing
3. A detailed routing algorithm for allocating wire segments in field-programmable gate arrays
4. An efficient router for 2-D field-programmable gate arrays
5. New performance-driven FPGA routing algorithms
6. Routing in a new 2-dimensional FPGA/FPIC routing architecture
7. Routing for symmetric FPGA's FPIC's
8. Maze-running and line-search algorithm
9. TRACER-fpga: A router for RAM-based FPGA's
10. A performance and routability-driven router for FPGA's considering path delays
11. Flexibility of interconnection structures for field-programmable gate arrays
12. An algorithm for path connections and its application
13. A congestion-driven placement improvement algorithm for large scale sea-of-gates arrays
14. A generalized implicit enumeration algorithm for graph coloring
15. Performance-oriented placement and routing for field-programmable gate array
16. Orthogonal greedy coupling - A new optimization approach to 2-D FPGA routing
17. On two-step routing for FPGAs
18. VPR: A new packing, placement and routing tool for FPGA research