|
Volumn 5, Issue , 2001, Pages 431-434
|
Hierarchical performance optimization for synthesis of linear analog systems
|
Author keywords
[No Author keywords available]
|
Indexed keywords
HIGH LEVEL SYNTHESIS;
OPERATIONAL AMPLIFIERS;
ERROR ANALYSIS;
GAIN CONTROL;
HIERARCHICAL SYSTEMS;
MATHEMATICAL MODELS;
OPTIMIZATION;
SYSTEMS ANALYSIS;
VLSI CIRCUITS;
ANALOG DESIGN;
ANALOG SYSTEMS;
CIRCUIT GAIN;
DESIGN CONSTRAINTS;
DESIGN PARAMETERS;
GAIN DISTRIBUTION;
PERFORMANCE OPTIMIZATIONS;
SILICON AREA;
HIERARCHICAL SYSTEMS;
LINEAR SYSTEMS;
LINEAR ANALOG SYSTEMS;
SLEW-RATES (SR);
|
EID: 0034997870
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/iscas.2001.922077 Document Type: Conference Paper |
Times cited : (3)
|
References (15)
|