An FPGA based Walsh Hadamard transforms

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 2, Issue , 2001, Pages 569-572

  Amira, A ^a   Bouridane, A ^a   Milligan, P ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED ARITHMETIC; DISTRIBUTED ARITHMETIC TECHNIQUES; FAST HADAMARD TRANSFORM; FPGA IMPLEMENTATIONS; IMAGE PROCESSING APPLICATIONS; NOVEL ARCHITECTURE; SYSTOLIC ARCHITECTURE; WALSH HADAMARD TRANSFORMS;

ALGORITHMS; DESIGN; FILTER BANKS; IMAGE PROCESSING; MATHEMATICAL MODELS; COMPUTATIONAL COMPLEXITY; FIELD PROGRAMMABLE GATE ARRAYS; NUMERICAL METHODS; ROM;

HADAMARD TRANSFORMS; MATHEMATICAL TRANSFORMATIONS;

WASH HARDMAD TRANSFORMS;

EID: 0034996098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921134     Document Type: Conference Paper

References (11)

1. K. Parhi", VLSI digital signal processing systems Design and implementation. " John Wiley & Sons, Inc. USA, 1999.
2. L. Chang and M. Chang Wu, "A bit level systolic array for Walsh-Hadamardtransforms." Signal Processing Vol 31, pp 341-347, 1993. (Pubitemid 23639963)
3. S. Y. KUNG, "VLSI Array Processors." PRENTICE HALL, USA, 1988.
4. D. Coppersmith and et al. "Hadamard transforms on multiply/add architecture", IEEE Trans. Signal Processing, Vol 42, No 4, pp. 969-970, April 1994
5. M. H. Lee and M. Kaveh, "Fast Hadamard transform based on a simple matrix factorization. " IEEE Trans. Acoust. Speech vol. ASSP-34, no. 6, pp. 1666-1667, 1986. (Pubitemid 17484099)
6. K. P. Lim and A. B. Premkumar, "A Modular Approach to the Computation of Convolution Sum Using Distributed Arithmetic Principles." IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing. Vol. 46. No. 1. January 1999.
7. T-S. Chang and al "New distributed arithmetic algorithm and its application to IDCT." EE ProcCircuit Devices. Syst. vol 146. No 4, August 1999.
8. URL: http://www.xilinx.com.
9. S. Rahardja and B. J. Falkowski "Family of Unified Complex Hadamard Transforms." IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing. Vol. 46. No. 8. August 1999.
10. A. Amira, A. Bouridane and P. Milligan "A Novel Architecture for Walsh Hadamard Transforms Using Distributed Arithmetic Principles." Proceedings of the 7th IEEE International Conference on Electronics, Circuits & Systems (ICECS2K), Vol. 1 pp 182-185, December 2000, Beirut-Lebanon.
11. A. Amira, A. Bouridane, P. Milligan and P. Sage "A High Throughput FPGA Implementation of A Bit-Level Matrix Product." Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS), pp 356-364, October 2000. Lousiana. USA. (Pubitemid 32066855)