Using the reverse-carry approach for double datapath floating-point addition

Proceedings - Symposium on Computer Arithmetic

Volumn , Issue , 2001, Pages 203-210

  Bruguera, J D ^a   Lang, T ^a  

^a UNIVERSITY OF SANTIAGO DE COMPOSTELA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ALGORITHMS; COMPUTER ARCHITECTURE;

DOUBLE DATAPATHS; REVERSE-CARRY ALGORITHMS;

DIGITAL ARITHMETIC;

EID: 0034878527     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. Reduced latency ieee floating-point adder architectures
2. Multilevel reverse-carry adder
3. A comparison of three rounding algorithms for ieee floating-point multiplication
4. Ultrasparc: The next generation superscalar 64-bit sparc
5. Family of adders
6. Multilevel reverse-carry computation for comparison and for sign and overflow detection in addition
7. Amd 3dnow! technology: Architecture and implementations
8. The snap project: Design of floating-point arithmetic units
9. Rounding algorithms for ieee multipliers
10. How many logic levels does floating-point addition require?
11. 167 mhz radix-4 floating point multiplier