Compiler support for block buffering

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 76-79

  Kandemir, M ^a   Ramanujam, J ^a   Sezer, U ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK CODES; BUFFER CIRCUITS; CACHE MEMORY; ELECTRIC CURRENTS; EMBEDDED SYSTEMS; ENERGY UTILIZATION; OPTIMIZATION; PATTERN RECOGNITION; PROGRAM COMPILERS; SOFTWARE AGENTS;

BLOCK BUFFERING;

MICROPROCESSOR CHIPS;

EID: 0034862433     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/383082.383098     Document Type: Conference Paper

References (11)

1. Shade: A fast instruction-set simulator for execution profiling
2. Internal organization of the Alpha 21164, a 300 MHz 64-bit quad-issue CMOS RISC microprocessor
3. Memory system energy: Influence of hardware-software optimizations
4. Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation
5. Energy-efficiency of VLSI caches: A comparative study
6. The filter cache: An energy-efficient memory structure
7. Memory data organization for improved cache performance in embedded processor applications
8. Cache design tradeoffs for power and performance optimization: A case study
9. SUIF: An infrastructure for research on parallelizing and optimizing compilers