EUDOXUS: A WWW-based generator of reusable arithmetic cores

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2001, Pages 182-187

  Bakalis, D ^a   Adaos, K D ^a   Lymperopoulos, D ^a   Alexiou, G Ph ^a   Nikolos, D ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUILT-IN SELF TEST; CHIP SCALE PACKAGES; DIGITAL ARITHMETIC; FIELD PROGRAMMABLE GATE ARRAYS; LOGIC DEVICES; WORLD WIDE WEB;

REUSABLE ARITHMATIC CORES;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 0034841971     PISSN: 10746005     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. Circuit generation for creating architecture-based virtual components
2. Taking a look at internet-based design in the year 2001
3. EDA and the network
4. Analogue layout generation by world wide web serverbased agents
5. Virtual VHDL laboratory
6. Multiple server WWW-based synthesis of VLSI circuits
7. WWW based distributed fpga design
8. BigSky an on-line arithmetic design tool for FPGAs
9. ASOP: Arithmetic sum-of-products generator
10. On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard
11. EmGen - A module generator for logic emulation applications
12. A multiplier and squarer generator for high performance DSP applications
13. A universal module generator for LUT-based FPGAs
14. Conditional sum addition logic
15. A parallel algorithm for the efficient solution of a general class of recurrence equations
16. A 40ns 17-bit by 17-bit array multiplier
17. A two's complement parallel array multiplication algorithm
18. A new serial/parallel two's complement multiplier for VLSI digital signal processing
19. Efficient totally self-checking shifter design