Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2001, Pages 57-62

  Braun, Gunnar ^a   Hoffmann, Andreas ^a   Nohl, Achim ^a   Meyr, Heinrich ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

Compiled simulation; Instruction set architectures; Retargetable simulation; Static scheduling

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; SCHEDULING; SOFTWARE ENGINEERING;

ABSTRACT MACHINE DESCRIPTION;

PROGRAM PROCESSORS;

EID: 0034795228     PISSN: 10801820     EISSN: None     Source Type: Journal    
DOI: 10.1145/500001.500014     Document Type: Article

References (15)

1. A generic tool set for application specific processor architectures
2. A methodology for accurate performance evaluation in architecture exploration
3. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability
4. Generation of software tools from processor descriptions for hardware/software codesign
5. A survey on modeling issues using the machine description language LISA
6. V-SAT: A visual specification and analysis tool for system-on-chip exploration
7. Generation of interpretive and compiled instruction set simulators
8. Retargeting of compiled simulators for digital signal processors using a machine description language
9. Fast simulation of the TI TMS320C54x DSP
10. Processor modeling for hardware software codesign
11. Hardware/software co-simulation
12. Facile: A language and compiler for high-performance processor simulators
13. A processor description language supporting retargetable multi-pipeline DSP program development tools
14. Binary translation