Focal-plane analog vlsi cellular implementation of the boundary contour system

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 46, Issue 2, 1999, Pages 327-334

  Cauwenberghs, Gert ^a   Waskiewicz, James ^a  

^a Johns Hopkins University   (United States)

Author keywords

Active pixel sensors; Analog vlsi; Boundary segmentation; Cellular neural networks (cnn's); Focal plane image processing; Neuromorphic engineering

Indexed keywords

CELLULAR NEURAL NETWORKS; CMOS INTEGRATED CIRCUITS; IMAGE PROCESSING; LINEAR INTEGRATED CIRCUITS; MATHEMATICAL MODELS;

BOUNDARY CONTOUR SYSTEM;

VLSI CIRCUITS;

EID: 0033076040     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.747215     Document Type: Article

References (15)

1. S. GrossbergNeural networks for visual perception in variable illuminationOptics News, pp. 5-10, Aug. 1988.
2. _A solution of the figure-ground problem for biological visionNeural Networks, vol. 6, pp. 463-82, 1993.
3. S. Grossberg, E. Mingolla, and J. WilliamsonSynthetic aperture radar processing by a multiple scale neural system for boundary and surface representationNeural Networks, vol. 9, no. 1, Jan. 1996.
4. Z. P. LiA neural model of contour integration in the priMary visual cortexNeural Computation, vol. 10, no. 4, pp. 903-940, 1998.
5. K. A. BoahenA retinomorphic vision systemIEEE Micro Mag., vol. 16, pp. 30-39, Oct. 1996.
6. J. G. Harris, C. Koch, and J. LuoA two-dimensional analog VLSI circuit for detecting discontinuities in early visionScience, vol. 248, pp. 1209-1211, June 1990.
7. A. G. Andreou, K. A. Boahen, P. O. Pouliquen, A. Pavasovic, R. E. Jenkins, and K. StrohbehnCurrent-mode subthreshold MOS circuits for analog VLSI neural systemsIEEE Trans. Neural Networks, vol. 2, pp. 205-213, 1991.
8. A. G. Andreou, R. C. Meitzler, K. Strohbehn, and K. A. BoahenAnalog VLSI neuromorphic image acquisition and pre-processing systemsNeural Networks, vol. 8, nos. 7/8, pp. 1323-1347, 1995.
9. L. Dron McllrathA CCD/CMOS focal-plane array edge detection processor implementing the multiscale veto algorithmIEEE J. SolidState Circuits, vol. 31, pp. 1239-1248, 1996.
10. Y. Miyake, W. T. Freeman, J. Ohta, K. Tanaka, and K. KyumaA gesture controlled human interface using an artificial retina chipProc. IEEE Lasers Electro-Optics Conf. (LEOS '96), July 1996.
11. P. Venier, A. Mortara, X. Arreguit, and E. A. VittozAn integrated cortical layer for orientation enhancementIEEE J. Solid-State Circuits, vol. 32, pp. 177-186, Feb. 1997.
12. R. Dominguez-Castro, S. Espejo, A. Rodriguez-Vazquez, R. A. Carmona, P. Foldesy, A. Zarandy, P. Szolgay, T. Sziranyi, and T. RoskaA 0.8-μm CMOS 2-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storageIEEE J. Solid-State Circuits, vol. 32, pp. 1013-1026, July 1997.
13. T. Roska and L. O. ChuaThe CNN universal machine-An analogic array computerIEEE Trans. Circuits Syst. J., vol. 40, pp. 163-173, 1993.
14. T. Hinck and A. E. HubbardImage edge enhancement, dynamic compression and noise suppression using analog circuit processingProc. 17th Conf. Advanced Research VLSI, Ann Arbor, MI, 1997, pp. 114-126.
15. E. Fragniere, A. van Schaik, and E. VittozReactive components for pseudo-resistive networksElectron. Lett., vol. 33, no. 23, pp. 1913-1914, Nov. 1997.