Current-mode full-wave rectifier and vector summation circuit

Electronics Letters

Volumn 36, Issue 19, 2000, Pages 1599-1600

  Chang, Cheng Chieh ^a   Liu, Shen Iuan ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MOSFET DEVICES; RECTIFYING CIRCUITS; VECTORS;

FULL-WAVE RECTIFIERS; SQUARE-LAW CHARACTERISTICS; VECTOR SUMMATION CIRCUITS;

ELECTRIC RECTIFIERS;

EID: 0034648532     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20001180     Document Type: Article

References (8)

1. PENA-FINOL, J., and CONNELLY, J.A.: 'A MOS four-quadrant analog multiplier using the quarter-square technique', IEEE J. Solid-State Circuits. 1987. SC-22. pp. 1064-1073
2. QIN, S.C., and GEIGER, R.L.: 'A ±5V CMOS analog multiplier', IEEE J. Solid-State Circuits, 1987, SC-22, pp. 1143-1146
3. SONG, H.J. and KIM, C.K.: 'An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers', IEEE J. Solid-State Circuits, 1990, 25, pp. 841-848
4. LIU, S.I., and HWANG, Y.S.: 'CMOS four-quadrant multiplier using bias-offset crosscoupled pairs', Electron. Lett., 1993, 29, pp. 1737-1738
5. LIU, S.I., and CHANG, C.C.: 'A CMOS square-law vector summation circuit', IEEE Trans. Circuits Syst. II, 1996, 43, pp. 520-523
6. CHANG, C.C., LIU, S.I., and LEE, J.L.: 'Analogue BiCMOS squarer and its application', Electron. Lett., 1999, 35, pp. 361-363
7. BULT, K., and WALLINGA, H.: 'A class of analog CMOS circuits based on the square-law characteristics of an MOS transistor in saturation', IEEE J. Solid-State Circuits, 1987, SC-22, pp. 357-365
8. Analog Devices, Norwood, 1992