Trace cache redundancy: Red & blue traces

IEEE High-Performance Computer Architecture Symposium Proceedings

Volumn , Issue , 2000, Pages 325-333

  Ramírez, Alex ^a   Larriba Pey, Josep Ll ^a   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; DATA STORAGE EQUIPMENT; PROGRAM COMPILERS; PROGRAM DIAGNOSTICS; REDUNDANCY;

SELECTIVE TRACE STORAGE; SOFTWARE TRACE CACHE; TRACE CACHE REDUNDANCY;

MULTIPROCESSING SYSTEMS;

EID: 0034581372     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. The block-based trace cache
2. Optimization of instruction fetch mechanism for high issue rates
3. Trace scheduling: A technique for global microcode compaction
4. Alternative fetch and issue techniques from the trace cache mechanism
5. Putting the fill unit to work: Dynamic optimization for trace cache microprocessors
6. Achieving high instruction cache performance with an optimizing compiler
7. The superblock: An effective technique for vliw and superscalar compilation
8. Critical issues regarding the trace cache fetch mechanism
9. Dynamic flow instruction cache memory organized arround trace segments independent of virtual address line
10. Profile guided code positioning
11. Code reordering of decision support systems for optimized instruction fetch
12. Code reordering of decision support systems for optimized instruction fetch
13. Optimization of instruction fetch for decision support workloads
14. Software trace cache
15. Red & blue traces: Trace cache redundancy
16. Trace cache: A low latency approach to high bandwith instruction fetching
17. Optimizing instruction cache performance for operating system intensive workloads
18. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache