A new cache architecture based on temporal and spatial locality

Journal of Systems Architecture

Volumn 46, Issue 15, 2000, Pages 1451-1467

  Lee, Jung Hoon ^a   Lee, Jang Soo ^a   Kim, Shin Dug ^a  

^a Department of Computer Science   (South Korea)

Author keywords

Cache simulation; Dual data cache; Memory hierarchy; Spatial locality; Temporal locality

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; EMBEDDED SYSTEMS; HIERARCHICAL SYSTEMS;

DUAL DATA CACHES; MEMORY HIERARCHIES;

BUFFER STORAGE;

EID: 0034500182     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(00)00035-7     Document Type: Article

References (19)

1. Gwennap L. Digital 21264 sets new standard. Microprocessor Report. 1996.
2. C. Su, A. Despain, Cache design tradeoffs for power and performance optimization: A case study, ACM/IEEE International Symposium on Low-Power Design, Dana Point, CA (1996) 63-68.
3. J. Kin, M. Gupta, W.H. Mangione-Smith, The filter cache: An energy efficient memory structure, MICRO-97: ACM/IEEE International Symposium on Microarchitecture, Research Triangle Park, NC (1997) 184-193.
4. Samsung Electronics, ASIC MDL110 Data Book: 0.25 μ m 2.5V CMOS Standard Cell Library for Pure Logic/MDL products (1999) 5-32 5-44.
5. Milutinovic V., Tomasevic M., Markovic B., Tremblay M. The split temporal/spatial cache: Initial performance analysis. SCIzzL-5. 1996.
6. Gonzalez A., Aliagas C., Mateo M. Data cache with multiple caching strategies tuned to different types of locality. Supercomputing '95. 1995;338-347.
7. Jouppi N.P. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. 17th ISCA. 1990;364-373.
8. Kurpanchek G.et al. PA-7200: A PA-RISC processor with integrated high performance MP bus interface. COMPCON Digest of Papers. 1994;375-382.
9. Bennett J.E., Flynn M.J. Prediction caches for superscalar processors. Proceedings of the 30th Annual Int'l Symposium on Micro-architecture. 1997;81-90.
10. Rivers J.A., Davidson E.S. Reducing conflicts in direct-mapped caches with a temporality-based design. International Conference on Parallel Processing. I:1996;151-162.
11. Johnson T., Hwu W.W. Run-time adaptive cache hierarchy management via reference analysis. Proceedings of the 24th Int'l Symposium on Computer Architecture. 1997;315-326.
12. Tyson G., Farrens M., Matthews J., Pleszkun A.R. Managing data caches using selective cache line replacement. Int'l Journal of Parallel Programming. 25:1997;213-242.
13. Przybylski S. The performance impact of block sizes and fetch strategies. 17th ISCA. 1990;160-169.
14. Jesus Sanchez F., Gonzalez A., Valeo M. Static locality analysis for cache management. PACT'97. 1997;261-271.
15. Ball T., Larus J.R. Optimally profiling and tracing programs. ACM Trans. on Programming Languages and Systems. 16:1994;1319-1360.
16. Mulder J.M., Quach N.T., Flynn M.J. An area model for on-chip memories and its applications. IEEE journal of solid state Circuits. 26-2:1991;98-106.
17. Wilton S.J.E., Jouppi N. An enhanced access and cycle time model for on-chip caches. Digital WRL Research Report 93/5. 1994.
18. Kamble M.B., Ghose K. Energy-efficiency of VLSI cache: A comparative study. Proc. IEEE 10-th. Int'l. Conf. On VLSI Design. 1997;261-267.
19. Kamble M.B., Ghose K. Analytical energy dissipation models for low power caches. ACM/IEEE International symposium on Low-Power Electronics and Design. 1997.