Reconfigurable 8 GOP ASIC architecture for high-speed data communications

IEEE Journal on Selected Areas in Communications

Volumn 18, Issue 11, 2000, Pages 2161-2171

  Grayver, Eugene ^a,b   Daneshrad, Babak ^a,b  

^a Engineering IV   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE FILTERING; DATA COMMUNICATION SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; FOURIER TRANSFORMS; MULTICHIP MODULES;

HIGH-SPEED DATA COMMUNICATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0034313646     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.895021     Document Type: Article

References (32)

1. P.J. Kyees et al., "ADSL: A new twisted-pair access to the information highway," IEEE Commun. Mag., vol. 33, Apr. 1995.
2. P. Master, "Adaptive computing processors for next generation wireless," Wireless Design Development, Apr. 1999.
3. A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
4. S. Haykin, Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice-Hall, 1995.
5. L. W. Couch, II, Modern Communication Systems. Englewood Cliffs, NJ: Prentice-Hall, 1994.
6. C. W. Hui et al., "A 64-point Fourier transform chip for video motion compensation using phase correlation," IEEE J. Solid-State Circuits, vol. 31, Nov. 1996.
7. K. R. Narayanan and L. J. Cimini, Jr., "Equalizer adaptation algorithms for high-speed wireless communications," in Proc. IEEE 46th Veh. Technol. Conf., vol. 2, 1996.
8. E. Grayver and B. Daneshrad, "Direct digital frequency synthesis using a modified CORDIC," in Proc. IEEE ISCAS, June 1998.
9. L. K. Tan et al., "An 800-MHz quadrature digital synthesizer," IEEE J. Solid-State Circuits, vol. 30, pp. 1463-1473, 1995.
10. J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Computers, vol. EC-8, pp. 330-334, 1959.
11. V. F. Kroupa, "Spectral properties of DDFS: Computer simulations and experimental verifications," in Proc. IEEE Int. Frequency Control Symp., 1994, pp. 613-623.
12. M. J. Flanaga and G. A. Zimmerman, "Spur-reduced digital sinusoid synthesis," IEEE Trans. Commun., vol. 43, pp. 2254-2262, 1995.
13. C. M. Rader, "VLSI systolic arrays for adaptive nulling," IEEE Signal Processing Mag., 1996.
14. L. Presti and G. Cardamone, "A direct digital frequency synthesizer using an IIR filter implemented with a DSP microprocessor," Proc. IEEE ICASSP-94, vol. 3, 1994.
15. E. Grayver and B. Daneshrad, "Reconfigurable signal processing ASIC architecture for high speed data communications," in Proc. ISCAS 98, June 1998.
16. "Virtex 2.5 V programmable gate arrays," XILINX databook, 1999. rev. 1.9.
17. [Online]. Available: http://www.xilinx.com/ipcenter/catalog/logicore/ docs/mult_vgen_vl_0.pdf
18. Virtex power estimator 1.5. [Online]. Available: http://www.xilinx.com/ cgi-bin/powerweb.pl
19. TMS320C6201, TMS320C6201B digital signal processors. [Online]. Available: http://www.ti.com/sc/docs/products/dsp/tms320c6201.html
20. TMS320C6000 power consumption summary. [Online]. Available: http://www-s.ti.com/sc/psheets/spra486b/spra486b.pdf
21. TMS320C62X assembly benchmarks. [Online]. Available: http:// www.ti.com/sc/docs/products/dsp/c6000/62bench.htm
22. 106 Ms/s digital filter. Graychip. [Online]. Available: http://www.graychip.com/GC2011/GC2011.html
23. Y. Yokono, R. Ogasawara, T. Takeuchi, S. Inutsuka, S. M. Miyama, and Y. Chikada, "Development of special-purpose computer for cosmic hydrodynamics by SPH," in Numerical Astrophysics Using Supercomputers, K. Tomisaka, Ed. Japan: National Astronomical Observatory, 1996.
24. EFF, Cracking DES: O'Reilly Press, 1998.
25. [Online]. Available: http://brass.cs.berkeley.edu/reproc.html
26. [Online]. Available: http://www.acm.org/crossroads/xrds5-3//rcconcept. html
27. P. M. Athanas and H. F. Silverman, "Processor reconfiguration through instruction-set metamorphosis," Computer, vol. 26, pp. 11-18, Mar. 1993.
28. R. Razdan, K. Brace, and M. D. Smith, "PRISC software acceleration techniques," in Proc. 1994 IEEE ICCD, 1994, pp. 145-149.
29. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao, "The Chimaera reconfigurable functional unit," in Proc. IEEE Symp. FPGAs for Custom Computing Machines, 1997, pp. 87-96.
30. M. Taveniku, A. Ahlander, M. Jonsson, and B. Svensson, "The VEGA moderately parallel MIMD, moderately parallel SIMD, architecture for high performance array signal processing," in Proc. 1st Merged Int. Parallel Processing Symp., Symp. Parallel Distributed Processing, 1998, pp. 226-232.
31. H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, and A. Abnous, "A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications," in Proc. ISSCC2000.
32. A. DeHon, "Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization)," in Proc. FPGA'99, pp. 69-78.