-
2
-
-
0027868462
-
Skew and delay optimization for reliable buffered clock trees
-
Nov.
-
A. Pullela, N. Menezes, J. Omar, and L. Pillage, "Skew and delay optimization for reliable buffered clock trees," in Proc. IEEE/ACM Int. Conf. CAD, Nov. 1993, pp. 556-562.
-
(1993)
Proc. IEEE/ACM Int. Conf. CAD
, pp. 556-562
-
-
Pullela, A.1
Menezes, N.2
Omar, J.3
Pillage, L.4
-
3
-
-
0029223026
-
Buffer insertion and sizing under process variations for low power clock distribution
-
June
-
J. Xi and W. W.-M. Dai, "Buffer insertion and sizing under process variations for low power clock distribution," in Proc. IEEE/ACM DAC, June 1995.
-
(1995)
Proc. IEEE/ACM DAC
-
-
Xi, J.1
Dai, W.W.-M.2
-
5
-
-
0030381852
-
Jitter-tolerant clock routing in two-phase synchronous systems
-
Nov.
-
J. G. Xi and W. W.-M. Dai, "Jitter-tolerant clock routing in two-phase synchronous systems," in Proc. IEEE/ACM Int. Conf. CAD, Nov. 1996, pp. 316-320.
-
(1996)
Proc. IEEE/ACM Int. Conf. CAD
, pp. 316-320
-
-
Xi, J.G.1
Dai, W.W.-M.2
-
6
-
-
0031163868
-
Pipelined h-trees for high-speed clocking of large integrated systems in presence of process variations
-
June
-
M. Nekili, G. Bois, and Y. Savaria, "Pipelined h-trees for high-speed clocking of large integrated systems in presence of process variations," IEEE Trans. VLSI Syst., vol. 5, pp. 161-174, June 1997.
-
(1997)
IEEE Trans. VLSI Syst.
, vol.5
, pp. 161-174
-
-
Nekili, M.1
Bois, G.2
Savaria, Y.3
-
7
-
-
0030644803
-
More practical bounded-skew clock routing
-
June
-
A. B. Kahng and C.-W. A. Tsao, "More practical bounded-skew clock routing," in Proc. IEEE/ACM DAC, June 1997, pp. 594-599.
-
(1997)
Proc. IEEE/ACM DAC
, pp. 594-599
-
-
Kahng, A.B.1
Tsao, C.-W.A.2
-
9
-
-
0029216307
-
The elmore delay as a bound for rc trees with generalized input signals
-
June
-
R. Gupta, B. Krauter, B. Tutuianu, J. Willis, and L. T. Pileggi, "The elmore delay as a bound for rc trees with generalized input signals," in Proc. IEEE/ACM DAC, June 1995.
-
(1995)
Proc. IEEE/ACM DAC
-
-
Gupta, R.1
Krauter, B.2
Tutuianu, B.3
Willis, J.4
Pileggi, L.T.5
-
10
-
-
0038670909
-
Elimination of process-dependent clock skew in cmos vlsi
-
Oct.
-
M. Shoji, "Elimination of process-dependent clock skew in cmos vlsi," IEEE J. Solid-State Circuits, vol. SC-21, pp. 875-880, Oct. 1986.
-
(1986)
IEEE J. Solid-State Circuits
, vol.SC-21
, pp. 875-880
-
-
Shoji, M.1
-
11
-
-
0024754187
-
Matching properties of mos transistors
-
Oct.
-
M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of mos transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 1433-1440
-
-
Pelgrom, M.J.M.1
Duinmaijer, A.C.J.2
Welbers, A.P.G.3
-
12
-
-
0026819378
-
Statistical modeling of device mismatch for analog mos integrated circuits
-
Feb.
-
C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog mos integrated circuits," IEEE J. Solid-State Circuits, pp. 154-166, Feb. 1992.
-
(1992)
IEEE J. Solid-State Circuits
, pp. 154-166
-
-
Michael, C.1
Ismail, M.2
-
13
-
-
0022891057
-
Characterization and modeling of mismatch in mos transistors for precision analog design
-
Dec.
-
K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copel, "Characterization and modeling of mismatch in mos transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, Dec. 1986.
-
(1986)
IEEE J. Solid-State Circuits
, vol.SC-21
, pp. 1057-1066
-
-
Lakshmikumar, K.R.1
Hadaway, R.A.2
Copel, M.A.3
-
14
-
-
0021586347
-
Random errors effects in matched mos capacitors and current sources
-
J. B. Shyu, G. C. Temes, and F. Krummenacher, "Random errors effects in matched mos capacitors and current sources," IEEE J. Solid-State Circuits, vol. SC-19, pp. 948-955, 1984.
-
(1984)
IEEE J. Solid-State Circuits
, vol.SC-19
, pp. 948-955
-
-
Shyu, J.B.1
Temes, G.C.2
Krummenacher, F.3
-
15
-
-
0028055460
-
Applying a submicron mismatch model to practical ic design
-
May
-
C. Guardiani, A. Tomasini, J. Benkoski, M. Quarantelli, and P. Gubian, "Applying a submicron mismatch model to practical ic design," in Proc. IEEE CICC, May 1994.
-
(1994)
Proc. IEEE CICC
-
-
Guardiani, C.1
Tomasini, A.2
Benkoski, J.3
Quarantelli, M.4
Gubian, P.5
-
16
-
-
0032641398
-
Parametric yield formulation of mos ic rs affected by mismatch effects
-
May
-
M. Conti, P. Crippa, S. Orcioni, and C. Turchetti, " Parametric yield formulation of mos ic rs affected by mismatch effects," IEEE Trans. Computer-Aided Design, vol. 18, May 1999.
-
(1999)
IEEE Trans. Computer-Aided Design
, vol.18
-
-
Conti, M.1
Crippa, P.2
Orcioni, S.3
Turchetti, C.4
-
17
-
-
0028714919
-
Measurements and modeling of mos transistor current mismatch in analogics
-
Nov.
-
E. Felt, A. Narayan, and A. Sangiovanni-Vincentelli, "Measurements and modeling of mos transistor current mismatch in analogics," in Proc. IEEE/ACM Int. Conf. CAD, Nov. 1994, pp. 272-277.
-
(1994)
Proc. IEEE/ACM Int. Conf. CAD
, pp. 272-277
-
-
Felt, E.1
Narayan, A.2
Sangiovanni-Vincentelli, A.3
-
20
-
-
0030408583
-
Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling
-
Nov.
-
E. Felt, S. Zanella, C. Guardiani, and A. Sangiovanni-Vincentelli, "Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling," in Proc. IEEE/ACM Int. Conf. CAD, Nov. 1996, pp. 374-380.
-
(1996)
Proc. IEEE/ACM Int. Conf. CAD
, pp. 374-380
-
-
Felt, E.1
Zanella, S.2
Guardiani, C.3
Sangiovanni-Vincentelli, A.4
-
22
-
-
0033348902
-
Analysis of the impact of intra-die variance on dock skew
-
June
-
S. Zanella, A. Nardi, M. Quarantelli, A. Neviani, and C. Guardiani, "Analysis of the impact of intra-die variance on dock skew," in Proc. 4th Int. Workshop Statistical Metrology, June 1999.
-
(1999)
Proc. 4th Int. Workshop Statistical Metrology
-
-
Zanella, S.1
Nardi, A.2
Quarantelli, M.3
Neviani, A.4
Guardiani, C.5
-
25
-
-
0033684002
-
An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects
-
June
-
C. Guardiani, S. Saxena, P. McNamara, P. Schumaker, and D. Coder, "An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects," in Proc. IEEE/ACM DAC, June 2000.
-
(2000)
Proc. IEEE/ACM DAC
-
-
Guardiani, C.1
Saxena, S.2
McNamara, P.3
Schumaker, P.4
Coder, D.5
|