메뉴 건너뛰기




Volumn 31, Issue 9, 2000, Pages 747-752

Thermal characterization of LDMOS transistors for accelerating stress testing

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; STRESS ANALYSIS; TEMPERATURE MEASUREMENT; THERMODYNAMIC STABILITY;

EID: 0034300288     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2692(00)00054-9     Document Type: Article
Times cited : (5)

References (10)
  • 3
    • 0031246703 scopus 로고    scopus 로고
    • Reliability of Smart Power devices
    • Murari B. Reliability of Smart Power devices. Microelectron. Reliability. 37:(10/11):1997;1735-1742.
    • (1997) Microelectron. Reliability , vol.37 , Issue.10-11 , pp. 1735-1742
    • Murari, B.1
  • 4
    • 0032083810 scopus 로고    scopus 로고
    • Accelerated life-testing for micro-machined chemical sensors
    • Bosc J.M., Guo Y., Sarihan V., Lee T. Accelerated life-testing for micro-machined chemical sensors. IEEE Trans. Reliability. 47:(June):1998;135-141.
    • (1998) IEEE Trans. Reliability , vol.47 , Issue.JUNE , pp. 135-141
    • Bosc, J.M.1    Guo, Y.2    Sarihan, V.3    Lee, T.4
  • 6
    • 0024130885 scopus 로고
    • Power mosfet failure revisited
    • D.L. Blackburn, Power mosfet failure revisited, Proceedings of PESC'88, 1988, pp. 681-688.
    • (1988) Proceedings of PESC'88 , pp. 681-688
    • Blackburn, D.L.1
  • 8
    • 0343087125 scopus 로고    scopus 로고
    • Modelisation, conception et optimisation de composant de puissance lateral DMOS integré
    • PhD thesis, University P. Sabatier, Toulouse, France
    • D. Farenc, Modelisation, conception et optimisation de composant de puissance lateral DMOS integré. Etude des limites de performance en energie, PhD thesis, University P. Sabatier, Toulouse, France, 1997.
    • (1997) Etude des Limites de Performance en Energie
    • Farenc, D.1
  • 10
    • 0029701475 scopus 로고    scopus 로고
    • Rapid thermal modelling for Smart Power and integrated multichip power circuit design
    • Maui, Hawaii, USA, 20-23 May
    • P. Dupuy, J.M. Dorkel, P. Tounsi, L. Borucki, Rapid thermal modelling for Smart Power and integrated multichip power circuit design, ISPSD'96 Proceedings, Maui, Hawaii, USA, 20-23 May 1996, pp. 173-176.
    • (1996) ISPSD'96 Proceedings , pp. 173-176
    • Dupuy, P.1    Dorkel, J.M.2    Tounsi, P.3    Borucki, L.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.