Sensitivity study and improvements on a nonlinear resistive-type neuron circuit

IEE Proceedings: Circuits, Devices and Systems

Volumn 147, Issue 4, 2000, Pages 237-242

  Djahanshahi, H ^a   Ahmadi, M ^a   Jullien, G A ^a   Miller, W C ^a  

^a UNIVERSITY OF WINDSOR   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE NETWORKS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; NONLINEAR NETWORKS; RESISTORS; VLSI CIRCUITS;

NEURON NETWORKS;

NEURAL NETWORKS;

EID: 0034250277     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20000237     Document Type: Article

References (12)

1. SIMPSON, P.K.: 'Foundations of neural networks' in SANCHEZSINENCIO, E. and LAU, C. (Eds.): 'Artificial neural networks: paradigms, applications, and hardware implementations' (IEEE Press, New York, 1992), pp. 3-24
2. LIPPMANN, R.P.: 'Pattern classification using neural networks' IEEE Commun. Mag., 1989, 27, (11), pp. 47-64
3. CAO, J., SHRIDHAR, M., and AHMADI, M.: 'Recognition of handwritten numerals with multiple feature and multistage classifier' J. Pattern Recognit., 1995, 28, (2), pp. 153-163
4. SACKINGER, E., BÖSER, B.E., BROMLEY, J., LECUN, Y., and JACKEL, L.D.: 'Application of the ANNA neural network chip to high-speed character recognition' IEEE Trans. Neural Nein:. 1992, 3, (3), pp. 498-505
5. PICHE, S.W.: 'The selection of weight accuracies for madalines' IEEE Traits. Neural New., 1995, 6, (2), pp. 432-445
6. GOWDA, S.M., SHEU, B.J., CHOI,J., HWANG, C, and CABLE, J.S.: 'Design and characterization of analog VLSI neural network modules' IEEEJ. Solid-State Circuits, 1993,28, (3), pp. 301-311
7. DJAHANSHAHI, H., AHMADI, M., JULLIEN, G.A., and MILLER, W.C.: 'A unified synapse-neuron building block for hybrid VLSI neural networks'. Proceedings of IEEE international symposium on Circuits and systems (ISCAS), Atlanta, Georgia, May 1996, Vol. 3, pp. 483-486
8. SATYANARAYANA, S., TSIVIDIS, Y., and GRAF, H.P.: 'A reconfieurable VLSI neural network' IEEE J. Solid-Slate Circuits, 1992, 27, (I), pp. 67-81
9. Meta-Software: 'HSPICE user's manual: elements and device models (Volume II)'. Version 96.1 for HSPICE release 96.1, February 1996
10. REDD, R.D., and GEIGER, R.L.: 'A multiple-input OTA circuit for neural networks' IEEE Traits. Circuits Syst., 1989, 36, (5), pp. 767769
11. OOSSE, J.M.C., WITHAGEN, H.C.A.M., and HEGT, J.A.: 'Analog VLSI implementation of a feed-forward neural network'. Proceedings of IEEE international conference on Electronics, circuits and systems (ICECS), Cairo, Egypt, Dec. 1994
12. DJAHANSHAHI, H., AHMADI, M., JULLIEN, G.A., and MILLER, W.C.: 'A self-scaling neural hardware structure that reduces the effect of some implementation errors'. Proceedings of the 1997 IEEE Workshop (NNSP'97), Amelia Island, Florida, Sept. 1997, pp. 588-597 (in 'Neural networks for signal processing VII')