A parallel median filter with pipelined scheduling for real-time ID and 2D signal processing

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 7, 2000, Pages 1396-1404

  Hsia, Shih Chang ^a  

^a NATIONAL KAOHSIUNG UNIVERSITY OF APPLIED SCIENCES   (Taiwan)

Author keywords

Median filter; Processing element; Programmable; Progressive

Indexed keywords

COMPUTATIONAL COMPLEXITY; MATRIX ALGEBRA; PARALLEL ALGORITHMS; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; REAL TIME SYSTEMS; VLSI CIRCUITS;

MEDIAN FILTER; PROCESSING ELEMENT; PROGRAMMABLE PROGRESSIVE;

SIGNAL FILTERING AND PREDICTION;

EID: 0034224605     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (16)

1. H. Rantanen, M. Karisson, P. Pohjala, and S. Kalli, "Color video signal processing with median filters," IEEE Trans. Consumer Electronics, vol.38, no.3, pp.157-161, Nov. 1992.
2. A.K. Jain, Fundamentals of Digital Image Processing, Prentice-Hall, Englewood Cliffs, NJ, 1989.
3. D.S. Richards, "VLSI median filters," IEEE Trans. Acoust., Speech & Signal Process., vol.38, no.1, pp.145-153, Jan. 1990.
4. T.A. Nodes and N.C. Gallagher, Jr., "Median filters: Some modification and their properties," IEEE Trans. Acoust., Speech & Signal Process., vol.ASSP-30, no.5, Oct. 1982.
5. S.B. Leeb, A. Ortis, and J.L. Kirtley, "Real-time median filter with a fast hardware sorter," Sixth Annual Applied Power Electronics Conference and Exposition, pp.254-260, 1991.
6. K. Chen, "Bit-serial realization of a class of non-linear filters based on positive Boolean functions," IEEE Trans. Circuits &: Syst., vol.36, no.6, pp.785-794, June 1989.
7. E. Ataman, V.K. Aatre, and K.M. Wong, "A fast method for real-time median filtering," IEEE Trans. Acoust., Speech & Signal Process., vol.ASSP-28, no.4, Oct. 1980.
8. J. Siu, J. Li, and S. Luthi, "A real-time median based filter for video signals," IEEE Trans. Consumer Electron., vol.39, no.2, pp.115-121, May 1993.
9. P.R. Burfiled, "A VLSI implementation study of a 10Mbit/s video decoder," Signal Processing, Image Communication, pp.59-74, May 1993.
10. R. Roncella, R. Saletti, and P. Terrcni, "70 MHz 2μm CMOS bit-level systolic array median filter," IEEE J. Solid State Circuits, vol.28, no.5, pp.530-536, 1993.
11. C. Chakrabarti, "High samples rate systolic architecture for median filter," IEEE Trans. Signal Process., vol.42, no.3, pp.707-712, 1994.
12. C.Y. Lee, P.W. Hsieh, and J.M. Tasi, "High speed median filter designs using shiftable content-addressable memory," IEEE Trans. Circuits Syst. Video Technol., vol.4, no.6, pp.544-549, Dec. 1994.
13. C.T. Chen, L.G. Chen, and J.H. Hsiao, "VLSI implementation of a selective median filter," IEEE Trans. Consumer Electronics, vol.42, no.l, pp.33-42, Feb. 1996.
14. E. Horowitz, S. Sahni, and S. Anderson-Freed, Fundamental of data structure in C, Computer Science Press, New York, 1992.
15. R. Hopkins, "Digital terrestrial HDTV for North America: The grand alliance HDTV system," IEEE Trans. Consumer Electron., vol.40, no.3, pp.185-198, Aug. 1994.
16. H.-M. Jong, L.-G. Chen, and T.-D. Chiueh, "Parallel architectures for 3-step hierarchical search block-matching algorithm," IEEE Trans. Circuits Syst. Video Technol., vol.4, no.4, pp.407-416, Aug. 1994.