메뉴 건너뛰기




Volumn 42, Issue 3, 1994, Pages 707-712

High Sample Rate Array Architectures for Median Filters

Author keywords

[No Author keywords available]

Indexed keywords

DATA REDUCTION; DIGITAL FILTERS; SPECTRUM ANALYSIS; VLSI CIRCUITS;

EID: 0028384057     PISSN: 1053587X     EISSN: 19410476     Source Type: Journal    
DOI: 10.1109/78.277872     Document Type: Article
Times cited : (21)

References (11)
  • 3
    • 33747655334 scopus 로고
    • High sample rate systolic architectures for median filters
    • May
    • “High sample rate systolic architectures for median filters,” Proc. IEEE Int. Symp. Circuits Syst., May 1992, pp. 1073–1076.
    • (1992) Proc. IEEE Int. Symp. Circuits Syst. , pp. 1073
  • 5
    • 0020761682 scopus 로고
    • Systolic algorithms for running order statistics in signal and image processing
    • A. L. Fisher, “Systolic algorithms for running order statistics in signal and image processing,” J. Digital Syst., vol. 4, pp. 251–264, 1982.
    • (1982) J. Digital Syst. , vol.4 , pp. 251-264
    • Fisher, A.L.1
  • 7
    • 0003859414 scopus 로고
    • Englewood Cliffs, NJ: Prentice-Hall
    • S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1989.
    • (1989) VLSI Array Processors
    • Kung, S.Y.1
  • 9
    • 0020829015 scopus 로고
    • Design and implementation of a single chip 1-D median filter
    • K. Oflazer, “Design and implementation of a single chip 1-D median filter,” IEEE Trans Acoust. Speech Signal Processing, vol. 31, pp. 1164–1168, 1983.
    • (1983) IEEE Trans Acoust. Speech Signal Processing , vol.31 , pp. 1164-1168
    • Oflazer, K.1
  • 10
    • 33746863978 scopus 로고
    • A new VLSI architecture for rank order and stack filters
    • May
    • L. E. Lucke and K. K. Parhi, “A new VLSI architecture for rank order and stack filters,” inProc. IEEE Int. Symp. Circuits Syst., May 1992, pp. 101–104.
    • (1992) Proc. IEEE Int. Symp. Circuits Syst , pp. 101-104
    • Lucke, L.E.1    Parhi, K.K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.