Majority algorithm: A formation for neural networks with the quantized connection weights

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E83-A, Issue 6, 2000, Pages 1059-1064

  Park, Cheol Young ^a   Nakajima, Koji ^b  

^a Daegu University   (South Korea)

^b TOHOKU UNIVERSITY   (Japan)

Author keywords

Limit cycles; Multi layer; Neural networks; Parity problem; Quantized interconnection

Indexed keywords

PARITY PROBLEMS; QUANTIZED CONNECTION WEIGHTS;

ARTIFICIAL INTELLIGENCE; COMPUTER SIMULATION; KNOWLEDGE BASED SYSTEMS; LEARNING ALGORITHMS; PROBLEM SOLVING;

NEURAL NETWORKS;

EID: 0034205914     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (19)

1. K. Nowara and T. Saito, "Guaranteed storing of limit cycles into a discrete-time asynchronous neural network," IEICE Trans. Fundamentals, vol.E75-A, pp.1579-1582, 1992.
2. S. Nara, P. Davis, and H. Totsuji, "Memory search using complex dynamics in a recurrent neural network model," Neural Networks, vol.6, pp.9G3-973, 1993.
3. M. Morita, "Associative memory of sequential pattern using nonmonotone dynamics," IEICE Trans., vol.J78-D-II, no.4, pp.679-688, April 1995.
4. K. Aihara, M. Takanabe, and M. Toyoda, "Chaotic neural networks," Phys. Lett. A, vol.44, pp.333-340, 1990.
5. Y. Hayashi, "Oscillatory neural network and learning of continuously transformed patterns," Neural Networks, vol.7, pp.219-231, 1994.
6. C.Y. Park, Y. Hayakawa, K. Nakajima, and Y. Sawada, "Limit cycles of one-dimensional neural networks with the cyclic connection matrix," IEICE Trans. Fundamentals, vol.E79-A, no.G, pp.752-757, 199G.
7. C.Y. Park, K. Nakajima, and Y. Sawada, "Analytical estimation of the number of limit cycles generated by circular
8. networks," Proc. NOLTA'96, pp. 13-16, 199G.
9. C.Y. Park and K. Nakajima, "Analog CMOS implementation of quantized interconnection neural networks for memorizing limit cycles," IEICE Trans. Fundamentals, vol.E82A, no.6, pp.952-957, 1999.
10. K. Nakajima, S. Sato, T. Kitaura, J. Murota, and Y. Sawada, "Hardware implementation of new analog memory for neural networks," IEICE Trans. Electron., vol.E78-C, no.l, pp.101-105, 1995.
11. P. Chung, C. Tsai, and Y. Sun, "Characteristics of Hebbiantype associate memories with quantized interconnections," IEEE Trans. Circuits & Syst., vol.41, no.2, pp.168-171, 1994.
12. D.E. Rumelhart, G.E. Hinton, and R.J. Williams, "Learning internal representations by error propagation," Parallel Distributed Processing, vol.1, no.8, 1986.
13. M. Mézrd and J. Nadal, "Learning in feedforward layered network: The tiling algorithm," J. Phys. A: Math. Gen., vol.22, pp.2191-2203, 1989.
14. M. Frean, "The upstart algorithm: A method for consructing and training feedforward neural networks," Neural Computation, vol.2, pp. 198-209, 1990.
15. S.E. Fahlman and C. Lebiere, '"The cascade-correlation learning architecture," in Advances in Neural Information Processing Systems, ed. D.S. Touretzky, vol.2, Morgan Kaufmann, 1990.
16. M. Minsky and S. Papert, Percetrons, MIT Press, Cambridge, 19G9.
17. J. Hertz, A. Krogh, and R.G. Palmer, "Introduction to the Theory of Neural Computation," Lecture Notes Volume I Santa Fe Institute, Addison-Wesley Pub. Co., Massachusetts, 1995.
18. C.L. Lee and C. Jen, "A novel design of binary majority gate and its application to median filtering," 1990 IEEE Int. Symp. on Circuits and Systems, vol.1, no.4, pp.570-573, 1990.
19. K. Nakajima and Y. Hayakawa, "Correct reaction neural network," Neural Networks, no.6, pp.217-222, 1993.