Minimization of wiring inductance in high power IGBT inverter

IEEE Transactions on Power Delivery

Volumn 15, Issue 2, 2000, Pages 551-555

  Lounis, Z ^a   Rasoanarivo, I ^a   Davat, B ^a  

^a UNIVERSITÉ DE LORRAINE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; BUSBARS; CAPACITORS; COMPUTER SIMULATION; ELECTRIC COMMUTATION; ELECTRIC CURRENTS; ELECTRIC FREQUENCY CONTROL; ELECTRIC POTENTIAL; INDUCTANCE MEASUREMENT;

HIGH POWER INVERTER; INSULATED GATE BIPOLAR TRANSISTOR; SWITCHING FREQUENCY; WIRING INDUCTANCE;

ELECTRIC INVERTERS;

EID: 0034172268     PISSN: 08858977     EISSN: None     Source Type: Journal    
DOI: 10.1109/61.852983     Document Type: Article

References (12)

1. Z. Lounis, "Mise en oeuvre detechnique de mesure indirecte pour forts courants dans les interrupteurs de puissance," in 3éme Conférence des Jeunes Chercheursen Génie Electrique, Lyon, France, Avril 1-3, 1996, pp. 60-63.
2. A. Agbossou, I. Rasoanarivo, and B. Davat, "A comparative study of high power IGBT model behavior in voltage source inverter," in Proceeding of PESC'96, vol. 1, Baveno, Italie, Juin 1996, pp. 56-61.
3. A. R. Hefner, "Analytical modeling of device circuit interactions for the power insulated gate bipolar transistor (IGBT)," IEEE transactions on industry applications, vol. 26, no. 6, pp. 995-1005, November-December 1990.
4. Z. Lounis, A. Khezzar, I. Rasaonarivo, and B. Davat, "Anolog behavioral modeling and simulation with SABER of three-phase IGBT voltage inverter fed asynchronous machine," in Proceeding of PEVD'98, IEE, London, UK, September 21-23.
5. P. Hofer, N. Farrer, and C. Gerster, "Paralleling intelligent IGBT power modules with active gate-contrlled current ballancing," in Proceeding of PCIM'96, Zürich, Switzerland, pp. 1312-1316.
6. D. Medaule, I. Prevot, and Mitsibushi Electric Europe, , "L'IGBT, applications et protections," Journée d'Etudes, Commande et Protections des composants à grille isolée, vol. 21, pp. 1-6, Octobre 1993.
7. X. He, B.W. Williams, S.J. Finney, and Z. Qian, "Snubber energy recovery circuits with soft-clamping for high power inverter applications," EPE journal, pp. 16-21, May 1996.
8. G.L. Skibinski and D.M. Divan, "Design methodology and modeling of low inductance planar bus structures," in Proceeding of EPE'93, Brighton, U.K., pp. 98-105.
9. C. Hoer and C. Love, "Exact inductance equations for rectangular conductors with applications to more complicated geometries," Journal of research of the national bureau of standards-c. Engineering and instrumentation, vol. 69C, no. 2, pp. 127-137, April-June 1965.
10. W.A. Cronge, J. Dvan Wyk sr., and J. Dvan Wyk jr., "A systematic approach to modeling of layout parasitic in converters - initial formulation," in Proceeding of PESC98, pp. 1944-1950.
11. H. Zhu & al., "Characterization of power Electronics system interconnect parasitics using time domain reflectory," in Proceeding of PESC98, pp. 1937-1943.
12. R.A. Lewis and J.L. Hudgins, "The effects due to package parasitics of a PEBB-1 module in an ARCP circuit," in Proceeding of PESC'98, pp. 1951-1956.